AArch32: Disable Secure Cycle Counter
This patch changes implementation for disabling Secure Cycle Counter. For ARMv8.5 the counter gets disabled by setting SDCR.SCCD bit on CPU cold/warm boot. For the earlier architectures PMCR register is saved/restored on secure world entry/exit from/to Non-secure state, and cycle counting gets disabled by setting PMCR.DP bit. In 'include\aarch32\arch.h' header file new ARMv8.5-PMU related definitions were added. Change-Id: Ia8845db2ebe8de940d66dff479225a5b879316f8 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com> |
---|
|
bl32/sp_min/aarch32/entrypoint.S |
---|
include/arch/aarch32/arch.h |
---|
include/arch/aarch32/el3_common_macros.S |
---|
include/arch/aarch32/smccc_macros.S |
---|
lib/el3_runtime/aarch32/context_mgmt.c |
---|