Add barriers to handle Secure Timer interrupts correctly

Fork: 0

LuminaSensum / arm-trusted-firmware

Browse code Add barriers to handle Secure Timer interrupts correctly This patch adds instruction synchronization barriers around the code which handles the timer interrupt in the TSP. This ensures that the interrupt is not acknowledged after or EOIed before it is deactivated at the peripheral. Change-Id: Ic691ab909bc671d8f0f43ffc443f46237c75536d v0.4-Juno-0.6-rc0 v0.4-Juno-0.5-rc1 v0.4-Juno-0.5
1 parent e9e0b05 commit cc8856432ebb790f045d34fa9296b24eea38c71c Achin Gupta authored on 17 Jun 2014

Browse code

This patch adds instruction synchronization barriers around the code which
handles the timer interrupt in the TSP. This ensures that the interrupt is not
acknowledged after or EOIed before it is deactivated at the peripheral.

Change-Id: Ic691ab909bc671d8f0f43ffc443f46237c75536d

v0.4-Juno-0.6-rc0 v0.4-Juno-0.5-rc1 v0.4-Juno-0.5

1 parent e9e0b05 commit cc8856432ebb790f045d34fa9296b24eea38c71c

Achin Gupta authored on 17 Jun 2014

Patch

Unified Split

Showing 1 changed file

Ignore Space Show notes View bl32/tsp/tsp_timer.c

Show line notes below