Reserve some DDR DRAM for secure use on FVP platforms
TZC-400 is configured to set the last 16MB of DRAM1 as secure memory and
the rest of DRAM as non-secure. Non-secure software must not attempt to
access the 16MB secure area.

Device tree files (sources and binaries) have been updated to match this
configuration, removing that memory from the Linux physical memory map.
UEFI earliest commit matching this change updated in documentation.

Replaced magic numbers with #define for memory region definition in the
platform security initialization function.

Fixes ARM-software/tf-issues#149

Change-Id: Ia5d070244aae6c5288ea0e6c8e89d92859522bfe
1 parent c5c9b69 commit f4d25547dc27d3ac6ed6fd9bc6aa908cac9a10f9
@Juan Castillo Juan Castillo authored on 16 May 2014
Showing 17 changed files
View
docs/user-guide.md
View
fdts/fvp-base-gicv2-psci.dtb
Not supported
View
fdts/fvp-base-gicv2-psci.dts
View
fdts/fvp-base-gicv2legacy-psci.dtb
Not supported
View
fdts/fvp-base-gicv2legacy-psci.dts
View
fdts/fvp-base-gicv3-psci.dtb
Not supported
View
fdts/fvp-base-gicv3-psci.dts
View
fdts/fvp-foundation-gicv2-psci.dtb
Not supported
View
fdts/fvp-foundation-gicv2-psci.dts
View
fdts/fvp-foundation-gicv2legacy-psci.dtb
Not supported
View
fdts/fvp-foundation-gicv2legacy-psci.dts
View
fdts/fvp-foundation-gicv3-psci.dtb
Not supported
View
fdts/fvp-foundation-gicv3-psci.dts
View
plat/fvp/aarch64/plat_common.c
View
plat/fvp/bl2_plat_setup.c
View
plat/fvp/plat_security.c
View
plat/fvp/platform.h