Prevent RAS register access from lower ELs
This patch adds a build config 'RAS_TRAP_LOWER_EL_ERR_ACCESS' to set
SCR_EL3.TERR during CPU boot. This bit enables trapping RAS register
accesses from EL1 or EL2 to EL3.

RAS_TRAP_LOWER_EL_ERR_ACCESS is disabled by default.

Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Change-Id: Ifb0fb0afedea7dd2a29a0b0491a1161ecd241438
1 parent 0d85119 commit fbc44bd1bbbafe01848afd009d507b595b264b5f
@Varun Wadekar Varun Wadekar authored on 12 Jun 2020
Showing 6 changed files
View
Makefile
View
docs/components/ras.rst
View
docs/getting_started/build-options.rst
View
include/arch/aarch64/arch.h
View
lib/el3_runtime/aarch64/context_mgmt.c
View
make_helpers/defaults.mk