Limit BL3-1 read/write access to SRAM

Fork: 0

LuminaSensum / arm-trusted-firmware

Browse code Limit BL3-1 read/write access to SRAM At present BL3-1 has access to all of the SRAM, including regions that are mapped as read-only and non-cacheable by other firmware images. This patch restricts BL3-1 to only be able to read/write from memory used for its own data sections Change-Id: I26cda1b9ba803d91a9eacda768f3ce7032c6db94 for-v0.4/05.22
1 parent 111cb04 commit 74f99d24a52117d70f6187045ae529ffcac6b4e7 Andrew Thoelke authored on 22 May 2014

Browse code

At present BL3-1 has access to all of the SRAM, including
regions that are mapped as read-only and non-cacheable by other
firmware images.

This patch restricts BL3-1 to only be able to read/write from
memory used for its own data sections

Change-Id: I26cda1b9ba803d91a9eacda768f3ce7032c6db94

for-v0.4/05.22

1 parent 111cb04 commit 74f99d24a52117d70f6187045ae529ffcac6b4e7

Andrew Thoelke authored on 22 May 2014

Patch

Unified Split

Showing 1 changed file

Ignore Space Show notes View plat/fvp/bl31_plat_setup.c

Show line notes below