Tegra186: store TZDRAM base/size to scratch registers

Fork: 0

LuminaSensum / arm-trusted-firmware

Browse code Tegra186: store TZDRAM base/size to scratch registers This patch saves the TZDRAM base and size values to secure scratch registers, for the WB0. The WB0 reads these values and uses them to verify integrity of the TZDRAM aperture. Change-Id: Ic70914cb958249f06cb58025a24d13734a85e16e Signed-off-by: Jeetesh Burman <jburman@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> WIP_v2.3-LS master v2.4-LS v2.3-rc2 v2.3-rc1 v2.3-rc0 v2.3
1 parent 4eed9c8 commit 7d74487c2afb0d9c69ab6c640060bdf711929edc Varun Wadekar authored on 28 Jun 2018

Browse code

This patch saves the TZDRAM base and size values to secure scratch
registers, for the WB0. The WB0 reads these values and uses them to
verify integrity of the TZDRAM aperture.

Change-Id: Ic70914cb958249f06cb58025a24d13734a85e16e
Signed-off-by: Jeetesh Burman <jburman@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>

WIP_v2.3-LS master v2.4-LS v2.3-rc2 v2.3-rc1 v2.3-rc0 v2.3

1 parent 4eed9c8 commit 7d74487c2afb0d9c69ab6c640060bdf711929edc

Varun Wadekar authored on 28 Jun 2018

Patch

Unified Split

Showing 1 changed file

Ignore Space Show notes View plat/nvidia/tegra/soc/t186/plat_memctrl.c

Show line notes below