Merge changes from topic "bridge-en" into integration
* changes: intel: Add function to check fpga readiness intel: Add bridge control for FPGA reconfig intel: FPGA config_isdone() status query intel: System Manager refactoring intel: Refactor reset manager driver intel: Enable bridge access in Intel platform intel: Modify non secure access function |
---|
plat/intel/soc/agilex/bl2_plat_setup.c |
---|
plat/intel/soc/agilex/include/agilex_memory_controller.h |
---|
plat/intel/soc/agilex/include/agilex_reset_manager.h 100644 → 0 |
---|
plat/intel/soc/agilex/include/agilex_system_manager.h 100644 → 0 |
---|
plat/intel/soc/agilex/include/socfpga_plat_def.h |
---|
plat/intel/soc/agilex/platform.mk |
---|
plat/intel/soc/agilex/soc/agilex_clock_manager.c |
---|
plat/intel/soc/agilex/soc/agilex_reset_manager.c 100644 → 0 |
---|
plat/intel/soc/agilex/soc/agilex_system_manager.c 100644 → 0 |
---|
plat/intel/soc/common/include/socfpga_mailbox.h |
---|
plat/intel/soc/common/include/socfpga_reset_manager.h |
---|
plat/intel/soc/common/include/socfpga_system_manager.h 0 → 100644 |
---|
plat/intel/soc/common/soc/socfpga_mailbox.c |
---|
plat/intel/soc/common/soc/socfpga_reset_manager.c 0 → 100644 |
---|
plat/intel/soc/common/soc/socfpga_system_manager.c 0 → 100644 |
---|
plat/intel/soc/common/socfpga_psci.c |
---|
plat/intel/soc/common/socfpga_sip_svc.c |
---|
plat/intel/soc/stratix10/bl2_plat_setup.c |
---|
plat/intel/soc/stratix10/bl31_plat_setup.c |
---|
plat/intel/soc/stratix10/include/s10_memory_controller.h |
---|
plat/intel/soc/stratix10/include/s10_reset_manager.h 100644 → 0 |
---|
plat/intel/soc/stratix10/include/s10_system_manager.h 100644 → 0 |
---|
plat/intel/soc/stratix10/include/socfpga_plat_def.h |
---|
plat/intel/soc/stratix10/platform.mk |
---|
plat/intel/soc/stratix10/soc/s10_clock_manager.c |
---|
plat/intel/soc/stratix10/soc/s10_memory_controller.c |
---|
plat/intel/soc/stratix10/soc/s10_reset_manager.c 100644 → 0 |
---|
plat/intel/soc/stratix10/soc/s10_system_manager.c 100644 → 0 |
---|