intel: Modify BL31 address mapping
Load BL31 to DDR instead of On-Chip RAM for scalability. Also, make use
of On-Chip RAM for BL31 specific variables filling down from handoff
offset to reduce fragmentation

Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: Ib64f48bd14f71e5fca2d406f4ede3386f2881099
1 parent 2db1e76 commit cf82aff09801e3f66dc355faa434dae83e031cba
@Hadi Asyrafi Hadi Asyrafi authored on 22 Oct 2019
Showing 2 changed files
View
plat/intel/soc/common/include/platform_def.h
View
plat/intel/soc/common/socfpga_psci.c