LuminaSensum/arm-trusted-firmware

Fork: 0

LuminaSensum / arm-trusted-firmware

History for arm-trusted-firmware / plat

2020-02-15	03360b3 Browse files » rcar_gen3: plat: Update IPL and Secure Monitor Rev.2.0.6 ... Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> # upstream update Change-Id: I70c3d873b1d05075257034aee5e19c754be911e0 Yoshifumi Hosoya authored on 6 Feb 2020 Marek Vasut committed on 15 Feb 2020
	2701a05 Browse files » rcar_gen3: plat: Update IPL and Secure Monitor Rev.2.0.5 ... Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> # upstream update Change-Id: I8ef32a67f7984d8bcfcc3655988b559efa6e65ab Toshiyuki Ogasahara authored on 13 Dec 2019 Marek Vasut committed on 15 Feb 2020
	13856f3 Browse files » rcar_gen3: plat: Change fixed destination address of BL31 and BL32 ... This patch changes the destination address of BL31 and BL32 From fixed address for getting from the each certificates. Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> # upstream rework Change-Id: Ide11776feff25e6fdd55ab28503a15b658b2e0d5 Toshiyuki Ogasahara authored on 13 Dec 2019 Marek Vasut committed on 15 Feb 2020
2020-02-14	7b3d094 Browse files » Merge "fconf: Move remaining arm platform to fconf" into integration Sandrine Bailleux authored on 14 Feb 2020 TrustedFirmware Code Review committed on 14 Feb 2020
2020-02-14	b3add9c Browse files » Merge changes from topic "uniphier" into integration ... * changes: uniphier: make I/O register region configurable uniphier: make PSCI related base address configurable uniphier: make counter control base address configurable uniphier: make UART base address configurable uniphier: make pinmon base address configurable uniphier: make NAND controller base address configurable uniphier: make eMMC controller base address configurable Sandrine Bailleux authored on 14 Feb 2020 TrustedFirmware Code Review committed on 14 Feb 2020
2020-02-13	7f0daaa Browse files » corstone700: adding support for stack protector for the FVP ... Adding support for generating a semi-random number required for enabling building TF-A with stack protector support. TF-A for corstone-700 may now be built using ENABLE_STACK_PROTECTOR=all Change-Id: I03e1be1a8d4e4a822cf286f3b9ad4da4337ca765 Signed-off-by: Abdellatif El Khlifi <abdellatif.elkhlifi@arm.com> Morten Borup Petersen authored on 29 Jan 2020 Abdellatif El Khlifi committed on 13 Feb 2020
2020-02-13	ce620fa Browse files » Merge changes from topic "uniphier" into integration ... * changes: uniphier: extend boot device detection for future SoCs uniphier: change block_addressing flag to bool uniphier: change the return value type of .is_usb_boot() to bool Sandrine Bailleux authored on 13 Feb 2020 TrustedFirmware Code Review committed on 13 Feb 2020
2020-02-12	78fcbd6 Browse files » Merge "intel: Change boot source selection" into integration Sandrine Bailleux authored on 12 Feb 2020 TrustedFirmware Code Review committed on 12 Feb 2020
	c83d66e Browse files » Merge changes Ib68092d1,I816ea14e into integration ... * changes: plat: marvell: armada: scp_bl2: allow loading up to 8 images plat: marvell: armada: add support for loading MG CM3 images Sandrine Bailleux authored on 12 Feb 2020 TrustedFirmware Code Review committed on 12 Feb 2020
	3c6fcf1 Browse files » fconf: Move remaining arm platform to fconf ... Change-Id: I011256ca60672a00b711c3f5725211be64bbc2b2 Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com> Louis Mayencourt committed on 12 Feb 2020
	572fcdd Browse files » Merge "Fixes ROTPK hash generation for ECDSA encryption" into integration joanna.farley authored on 12 Feb 2020 TrustedFirmware Code Review committed on 12 Feb 2020
2020-02-11	eba319b Browse files » uniphier: make I/O register region configurable ... The I/O register region will be changed in the next SoC. Make it configurable. Change-Id: Iec0cbd1ef2d0703ebc7c3d3082edd73791bbfec9 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	2cb2600 Browse files » uniphier: extend boot device detection for future SoCs ... The next SoC will have: - No boot swap - SD boot - No USB boot Add new fields to handle this. Change-Id: I772395f2c5dfc612e575b0cbd0657a5fa9611c25 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	eea5b88 Browse files » uniphier: make PSCI related base address configurable ... The register base address will be changed in the next SoC. Make it configurable. Change-Id: Ibe07bd9db128b0f7e629916cb6ae21ba7984eca9 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	1046c1c Browse files » uniphier: change block_addressing flag to bool ... The flag, uniphier_emmc_block_addressing, is boolean logic, so "bool' is more suitable. uniphier_emmc_is_over_2gb() is not boolean - it returns 1 / 0 depending on the card density, or a negative value on failure. Rename it to make it less confusing. Change-Id: Ia646b1929147b644e0df07c46b54ab80548bc3bd Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	8d538f3 Browse files » uniphier: make counter control base address configurable ... The register base will be changed in the next SoC. Make it configurable. Change-Id: I4a7cf85fe50e4d71db58a3372a71774e43193bd3 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	43bbac2 Browse files » uniphier: change the return value type of .is_usb_boot() to bool ... This is boolean logic, so "bool" is more suitable. Change-Id: I439c5099770600a65b8f58390a4c621c2ee487a5 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	4511322 Browse files » uniphier: make UART base address configurable ... The next SoC supports the same UART, but the register base will be changed. Make it configurable. Change-Id: Ida5c9151b2f3554afd15555b22838437eef443f7 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	2d431df Browse files » uniphier: make pinmon base address configurable ... The register base will be changed in the next SoC. Make it configurable. Change-Id: I9fbb6bdd1cf06207618742d4ad7970d911c9bc26 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	bda9cd7 Browse files » uniphier: make NAND controller base address configurable ... The next SoC does not support the NAND controller, but make the base address configurable for consistency and future proof. Change-Id: I776e43ff2b0408577919b0b72849c3e1e5ce0758 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	070dcbf Browse files » uniphier: make eMMC controller base address configurable ... The next SoC supports the same eMMC controller, but the register base will be changed. Make it configurable. Change-Id: I00cb5531bc3d8d49357ad5e922cdd3d785355edf Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 11 Feb 2020
	21c4f56 Browse files » Merge changes from topic "lm/fconf" into integration ... * changes: arm-io: Panic in case of io setup failure MISRA fix: Use boolean essential type fconf: Add documentation fconf: Move platform io policies into fconf fconf: Add mbedtls shared heap as property fconf: Add TBBR disable_authentication property fconf: Add dynamic config DTBs info as property fconf: Populate properties from dtb during bl2 setup fconf: Load config dtb from bl1 fconf: initial commit Sandrine Bailleux authored on 11 Feb 2020 TrustedFirmware Code Review committed on 11 Feb 2020
	698e231 Browse files » Fixes ROTPK hash generation for ECDSA encryption ... Forced hash generation used to always generate hash via RSA encryption. This patch changes encryption based on ARM_ROTPK_LOCATION. Also removes setting KEY_ALG based on ARM_ROTPL_LOCATION - there is no relation between these two. Signed-off-by: Max Shvetsov <maksims.svecovs@arm.com> Change-Id: Id727d2ed06176a243719fd0adfa0cae26c325005 Max Shvetsov committed on 11 Feb 2020
	63aa409 Browse files » Merge changes from topic "spmd" into integration ... * changes: SPMD: enable SPM dispatcher support SPMD: hook SPMD into standard services framework SPMD: add SPM dispatcher based upon SPCI Beta 0 spec SPMD: add support to run BL32 in TDRAM and BL31 in secure DRAM on Arm FVP SPMD: add support for an example SPM core manifest SPMD: add SPCI Beta 0 specification header file Olivier Deprez authored on 11 Feb 2020 TrustedFirmware Code Review committed on 11 Feb 2020
2020-02-10	513b616 Browse files » Merge "coverity: Fix MISRA null pointer violations" into integration Mark Dykes authored on 10 Feb 2020 TrustedFirmware Code Review committed on 10 Feb 2020
	ea25ce9 Browse files » Merge "fvp: Slightly Bump the stack size for bl1 and bl2" into integration Manish Pandey authored on 10 Feb 2020 TrustedFirmware Code Review committed on 10 Feb 2020
	65f6c3e Browse files » Merge changes from topic "amlogic/axg" into integration ... * changes: amlogic: axg: Add a build flag when using ATOS as BL32 amlogic: axg: Add support for the A113D (AXG) platform Manish Pandey authored on 10 Feb 2020 TrustedFirmware Code Review committed on 10 Feb 2020
	c3fb00d Browse files » SPMD: enable SPM dispatcher support ... This patch adds support to the build system to include support for the SPM dispatcher when the SPD configuration option is spmd. Signed-off-by: Achin Gupta <achin.gupta@arm.com> Signed-off-by: Artsem Artsemenka <artsem.artsemenka@arm.com> Change-Id: Ic1ae50ecd7403fcbcf1d318abdbd6ebdc642f732 Achin Gupta authored on 11 Oct 2019 Max Shvetsov committed on 10 Feb 2020
	64758c9 Browse files » SPMD: add support to run BL32 in TDRAM and BL31 in secure DRAM on Arm FVP ... This patch reserves and maps the Trusted DRAM for SPM core execution. It also configures the TrustZone address space controller to run BL31 in secure DRAM. Signed-off-by: Achin Gupta <achin.gupta@arm.com> Signed-off-by: Artsem Artsemenka <artsem.artsemenka@arm.com> Change-Id: I7e1bb3bbc61a0fec6a9cb595964ff553620c21dc Achin Gupta authored on 11 Oct 2019 Max Shvetsov committed on 10 Feb 2020
	0cb64d0 Browse files » SPMD: add support for an example SPM core manifest ... This patch repurposes the TOS FW configuration file as the manifest for the SPM core component which will reside at the secure EL adjacent to EL3. The SPM dispatcher component will use the manifest to determine how the core component must be initialised. Routines and data structure to parse the manifest have also been added. Signed-off-by: Achin Gupta <achin.gupta@arm.com> Signed-off-by: Artsem Artsemenka <artsem.artsemenka@arm.com> Change-Id: Id94f8ece43b4e05609f0a1d364708a912f6203cb Achin Gupta authored on 11 Oct 2019 Max Shvetsov committed on 10 Feb 2020