serial: cadence: fix serial_flush
The TXEMPTY bit gets set as soon as the transmit FIFO gets empty, so
flushing must wait until the bit is set instead of being unset.

Signed-off-by: Lucas Stach <dev@lynxeye.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
1 parent 8685748 commit 24ff6d5a11c5f79701292c8ee9827ee724ffce4a
@Lucas Stach Lucas Stach authored on 1 Nov 2019
Sascha Hauer committed on 4 Nov 2019
Showing 1 changed file
View
drivers/serial/serial_cadence.c