arm/cpu/lowlevel: invalidate i-cache before enabling
Architecturally the cache contents are undefined so it might well
contain stale data at reset. So better be save than sorry.

I verifyed that the added instructions are defined for both, ARMv6 and
ARMv7, using the ARM Architecture Reference Manual, ARMv7-A and ARMv7-R
edition (ARM DDI 0406C.c). For the already existing mcr instruction see
the newly added comment.

This patch also unifies handling of ARMv6 and ARMv7, the isb instruction
can also be done on the latter via mcr which simplifies the code a bit.

Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
1 parent e91702b commit 4bdc3ac6d79609283156a4cad540d4101717109f
@Uwe Kleine-König Uwe Kleine-König authored on 11 Dec 2014
Sascha Hauer committed on 15 Dec 2014
Showing 1 changed file
View
arch/arm/cpu/lowlevel.S