/* * Copyright (c) 2017-2019 Arm Limited. All rights reserved. * * Licensed under the Apache License, Version 2.0 (the "License"); * you may not use this file except in compliance with the License. * You may obtain a copy of the License at * * http://www.apache.org/licenses/LICENSE-2.0 * * Unless required by applicable law or agreed to in writing, software * distributed under the License is distributed on an "AS IS" BASIS, * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * See the License for the specific language governing permissions and * limitations under the License. */ /* * This file is derivative of CMSIS V5.01 Device\_Template_Vendor\Vendor\Device\Include\Device.h */ #ifndef __PLATFORM_BASE_ADDRESS_H__ #define __PLATFORM_BASE_ADDRESS_H__ #ifdef __cplusplus extern "C" { #endif /* =========================================================================================================================== */ /* ================ Device Specific Peripheral Address Map ================ */ /* =========================================================================================================================== */ /** @addtogroup Device_Peripheral_peripheralAddr * @{ */ /* Non-Secure Peripheral and SRAM base address */ /* Secure Peripheral and SRAM base address */ /* SRAM MPC ranges and limits */ /* Internal memory */ /* Code SRAM memory */ /* QSPI Flash memory */ /** @} */ /* End of group Device_Peripheral_peripheralAddr */ #ifdef __cplusplus } #endif #endif /* __PLATFORM_BASE_ADDRESS_H__ */