STM32: gpio: factorize gpio_api.c and gpio_object.h
Let's make the code more common for gpios.

The only difference between STM32 families is that BRR register may
not be available. In case BRR is not available, we use the 16 left bits
of BSRR instead. We could always use BSRR, but BRR saves one left-shift
operation, so let's use it when available.

By default we will consider using BRR, except for platforms that define
GPIO_IP_WITHOUT_BRR.
ls
1 parent 7a36614 commit 57e0225248c1240ed1ddf7055a329f2cbd4f362f
@Laurent MEUNIER Laurent MEUNIER authored on 12 Jan 2017
Showing 23 changed files
View
targets/TARGET_STM/TARGET_STM32F0/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F0/gpio_object.h 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F1/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F1/gpio_object.h 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F2/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F2/gpio_object.h 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F2/objects.h
View
targets/TARGET_STM/TARGET_STM32F3/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F3/gpio_object.h 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F4/common_objects.h
View
targets/TARGET_STM/TARGET_STM32F4/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F4/gpio_object.h 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F7/common_objects.h
View
targets/TARGET_STM/TARGET_STM32F7/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32F7/gpio_object.h 100644 → 0
View
targets/TARGET_STM/TARGET_STM32L0/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32L0/gpio_object.h 100644 → 0
View
targets/TARGET_STM/TARGET_STM32L1/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32L1/gpio_object.h 100755 → 0
View
targets/TARGET_STM/TARGET_STM32L4/gpio_api.c 100644 → 0
View
targets/TARGET_STM/TARGET_STM32L4/gpio_object.h 100644 → 0
View
targets/TARGET_STM/gpio_api.c 0 → 100644
View
targets/TARGET_STM/gpio_object.h 0 → 100644