LuminaSensum/mbed-os

Fork: 0

LuminaSensum / mbed-os

History for mbed-os / cmsis / TARGET_CORTEX_A / cmsis_armcc.h

2020-05-11	fb4f9e5 Browse files » [CMSIS_5]: Updated to a65b7c9a3 Martin Kojtal committed on 11 May 2020
2020-05-11	48747cd Browse files » [CMSIS_5]: Updated to b5f0603d6 Martin Kojtal committed on 11 May 2020
2019-05-21	14150bb Browse files » Core(A): Fixed __FPU_Enable function not to mess registers. (#589) ... - Enhanced function to use only two temporary registers. - Added used registers to clobber list. Change-Id: If7c9462ed4424781e40379fbe12a5e4e3257920f Jonatan Antoni authored on 15 May 2019 d-kato committed on 21 May 2019
2018-06-07	c37875c Browse files » Add volatile modifier for CP15 accessors ... Add volatile modifier to prevent ARM compiler to remove inline function calls for __set_CP and __get_CP. Toyomasa Watarai committed on 7 Jun 2018
2018-05-14	8afbd66 Browse files » [CMSIS_5]: Updated to 49ac527a Bartek Szatkowski committed on 14 May 2018
2017-12-21	063717d Browse files » Core(A): Changed macro __DEPRECATED to CMSIS_DEPRECATED. (Issue #287) ... __DEPRECATED conflicts with a predefined macro in GCC C++ mode. Jonatan Antoni authored on 14 Dec 2017 TomoYamanaka committed on 21 Dec 2017
	2f06202 Browse files » Core(A): Refactored L1 Cache maintenance to be compiler agnostic. ... - Added L1 Cache test cases to CoreValidation. - Adopted FVP Cortex-A configs to simulate cache states. Jonatan Antoni authored on 11 Dec 2017 TomoYamanaka committed on 21 Dec 2017
	5660256 Browse files » Core(A): Updated __FPU_Enable function (VFP register count detection) Robert Rostohar authored on 27 Oct 2017 TomoYamanaka committed on 21 Dec 2017
2017-11-01	a03591d Browse files » CMSIS/RTX: Update CMSIS and RTX to 22b68c ... This includes Cortex A support and directory reshuffle. Bartek Szatkowski committed on 1 Nov 2017