DSU: Implement workaround for errata 798953
Under certain near idle conditions, DSU may miss response transfers on
the ACE master or Peripheral port, leading to deadlock. This workaround
disables high-level clock gating of the DSU to prevent this.

Change-Id: I820911d61570bacb38dd325b3519bc8d12caa14b
Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com>
1 parent 2c3b76c commit 0e985d708e8f429c1fa1f557d3eea90e32de5228
@Louis Mayencourt Louis Mayencourt authored on 9 Apr 2019
Showing 7 changed files
View
docs/cpu-specific-build-macros.rst
View
include/lib/cpus/aarch64/dsu_def.h
View
lib/cpus/aarch64/cortex_a55.S
View
lib/cpus/aarch64/cortex_a75.S
View
lib/cpus/aarch64/cortex_a76.S
View
lib/cpus/aarch64/dsu_helpers.S
View
lib/cpus/cpu-ops.mk