DSU: Implement workaround for errata 798953
Under certain near idle conditions, DSU may miss response transfers on the ACE master or Peripheral port, leading to deadlock. This workaround disables high-level clock gating of the DSU to prevent this. Change-Id: I820911d61570bacb38dd325b3519bc8d12caa14b Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com> |
---|
|
docs/cpu-specific-build-macros.rst |
---|
include/lib/cpus/aarch64/dsu_def.h |
---|
lib/cpus/aarch64/cortex_a55.S |
---|
lib/cpus/aarch64/cortex_a75.S |
---|
lib/cpus/aarch64/cortex_a76.S |
---|
lib/cpus/aarch64/dsu_helpers.S |
---|
lib/cpus/cpu-ops.mk |
---|