fdts: stm32mp1: move FDCAN to PLL4_R
LTDC modifies the clock frequency to adapt it to the display. Such
frequency change is not detected by the FDCAN driver that instead
caches the value at probe and pretends to use it later.

This change fixes the issue by moving the FDCAN to PLL4_R,
leaving the LTDC alone on PLL4_Q.

Signed-off-by: Antonio Borneo <antonio.borneo@st.com>
Signed-off-by: Yann Gautier <yann.gautier@st.com>
Change-Id: I8230868b2b5fd6deb6e3f9dc3911030d8d484c58
1 parent 57f4b6f commit 2dc9fe70da6788ff69856ed247b10a59173431c3
@Antonio Borneo Antonio Borneo authored on 29 Jul 2019
Yann Gautier committed on 3 Oct 2019
Showing 3 changed files
View
fdts/stm32mp157a-avenger96.dts
View
fdts/stm32mp157a-dk1.dts
View
fdts/stm32mp157c-ed1.dts