Add workaround for errata 764081 of Cortex-A75

Fork: 0

LuminaSensum / arm-trusted-firmware

Browse code Add workaround for errata 764081 of Cortex-A75 Implicit Error Synchronization Barrier (IESB) might not be correctly generated in Cortex-A75 r0p0. To prevent this, IESB are enabled at all expection levels. Change-Id: I2a1a568668a31e4f3f38d0fba1d632ad9939e5ad Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com> WIP_v2.3-LS master v2.2-LS v2.4-LS v2.3-rc2 v2.3-rc1 v2.3-rc0 v2.3 v2.2-rc2 v2.2-rc1 v2.2-rc0 v2.2 v2.1-rc1 v2.1-rc0 v2.1
1 parent e6cab15 commit 5f5d1ed7d5a7626b2da48f3ac423d366bbee1fd8 Louis Mayencourt authored on 20 Feb 2019

Browse code

Implicit Error Synchronization Barrier (IESB) might not be correctly
generated in Cortex-A75 r0p0. To prevent this, IESB are enabled at all
expection levels.

Change-Id: I2a1a568668a31e4f3f38d0fba1d632ad9939e5ad
Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com>

WIP_v2.3-LS master v2.2-LS v2.4-LS v2.3-rc2 v2.3-rc1 v2.3-rc0 v2.3 v2.2-rc2 v2.2-rc1 v2.2-rc0 v2.2 v2.1-rc1 v2.1-rc0 v2.1

1 parent e6cab15 commit 5f5d1ed7d5a7626b2da48f3ac423d366bbee1fd8

Louis Mayencourt authored on 20 Feb 2019

Patch

Unified Split

Showing 5 changed files

Ignore Space Show notes View docs/cpu-specific-build-macros.rst

Ignore Space Show notes View include/arch/aarch64/arch.h

Ignore Space Show notes View lib/cpus/aarch64/cortex_a75.S

Ignore Space Show notes View lib/cpus/cpu-ops.mk

Ignore Space Show notes View lib/el3_runtime/aarch64/context_mgmt.c

Show line notes below