plat: intel: Add BL2 support for Stratix 10 SoC
This adds BL2 support for Intel Stratix 10 SoC FPGA.
Functionality includes:
- Release and setup peripherals from reset
- Calibrate DDR
- ECC DDR Scrubbing
- Load FIP (bl31 and bl33)

Signed-off-by: Loh Tien Hock <tien.hock.loh@intel.com>
1 parent f0bfe15 commit 9d82ef26c657fda9ee21806817c7a16547b0b605
@Loh Tien Hock Loh Tien Hock authored on 4 Feb 2019
Showing 26 changed files
View
maintainers.rst
View
plat/intel/soc/stratix10/aarch64/plat_helpers.S 0 → 100644
View
plat/intel/soc/stratix10/aarch64/platform_common.c 0 → 100644
View
plat/intel/soc/stratix10/aarch64/stratix10_private.h 0 → 100644
View
plat/intel/soc/stratix10/bl2_plat_mem_params_desc.c 0 → 100644
View
plat/intel/soc/stratix10/bl2_plat_setup.c 0 → 100644
View
plat/intel/soc/stratix10/include/plat_macros.S 0 → 100644
View
plat/intel/soc/stratix10/include/platform_private.h 0 → 100644
View
plat/intel/soc/stratix10/include/s10_clock_manager.h 0 → 100644
View
plat/intel/soc/stratix10/include/s10_handoff.h 0 → 100644
View
plat/intel/soc/stratix10/include/s10_memory_controller.h 0 → 100644
View
plat/intel/soc/stratix10/include/s10_noc.h 0 → 100644
View
plat/intel/soc/stratix10/include/s10_pinmux.h 0 → 100644
View
plat/intel/soc/stratix10/include/s10_reset_manager.h 0 → 100644
View
plat/intel/soc/stratix10/include/s10_system_manager.h 0 → 100644
View
plat/intel/soc/stratix10/plat_delay_timer.c 0 → 100644
View
plat/intel/soc/stratix10/plat_storage.c 0 → 100644
View
plat/intel/soc/stratix10/platform.mk 0 → 100644
View
plat/intel/soc/stratix10/platform_def.h 0 → 100644
View
plat/intel/soc/stratix10/soc/s10_clock_manager.c 0 → 100644
View
plat/intel/soc/stratix10/soc/s10_handoff.c 0 → 100644
View
plat/intel/soc/stratix10/soc/s10_memory_controller.c 0 → 100644
View
plat/intel/soc/stratix10/soc/s10_pinmux.c 0 → 100644
View
plat/intel/soc/stratix10/soc/s10_reset_manager.c 0 → 100644
View
plat/intel/soc/stratix10/soc/s10_system_manager.c 0 → 100644
View
plat/intel/soc/stratix10/stratix10_image_load.c 0 → 100644