Tegra: support to set the L2 ECC and Parity enable bit
This patch adds capability to read the boot flag to enable L2 ECC
and Parity Protection bit for the Cortex-A57 CPUs. The previous
bootloader sets this flag value for the platform.

* with some coverity fix:
MISRA C-2012 Directive 4.6
MISRA C-2012 Rule 2.5
MISRA C-2012 Rule 10.3
MISRA C-2012 Rule 10.4

Change-Id: Id7303bbbdc290b52919356c31625847b8904b073
Signed-off-by: Harvey Hsieh <hhsieh@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
1 parent 322e7c3 commit b495791ba28ae36078e09d32877fca8e97088410
@Harvey Hsieh Harvey Hsieh authored on 23 Nov 2016
Varun Wadekar committed on 16 Jan 2019
Showing 6 changed files
View
docs/plat/nvidia-tegra.rst
View
plat/nvidia/tegra/common/aarch64/tegra_helpers.S
View
plat/nvidia/tegra/common/tegra_bl31_setup.c
View
plat/nvidia/tegra/include/tegra_private.h
View
plat/nvidia/tegra/soc/t186/plat_psci_handlers.c
View
plat/nvidia/tegra/soc/t186/plat_setup.c