2016-04-27 |
Remove support for legacy VE memory map in FVP
...
This patch removes support for legacy Versatile Express memory map for the
GIC peripheral in the FVP platform. The user guide is also updated for the
same.
Change-Id: Ib8cfb819083aca359e5b46b5757cb56cb0ea6533
Soby Mathew
committed
on 27 Apr 2016
|
2016-04-22 |
Merge pull request #601 from sandrine-bailleux-arm/sb/a57-errata-workarounds
...
Cortex-A57 errata workarounds
danh-arm
committed
on 22 Apr 2016
|
2016-04-21 |
Doc: Add links to the A53/A57 Errata Notice documents
...
This patch adds links to the Cortex-A53 and Cortex-A57 MPCores
Software Developers Errata Notice documents in the ARM CPU Specific
Build Macros document.
Change-Id: I0aa26d7f373026097ed012a02bc61ee2c5b9d6fc
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 833471 workaround
...
Change-Id: I86ac81ffd7cd094ce68c4cceb01c16563671a063
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 826977 workaround
...
Change-Id: Icaacd19c4cef9c10d02adcc2f84a4d7c97d4bcfa
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 829520 workaround
...
Change-Id: Ia2ce8aa752efb090cfc734c1895c8f2539e82439
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 828024 workaround
...
Change-Id: I632a8c5bb517ff89c69268e865be33101059be7d
Sandrine Bailleux
committed
on 21 Apr 2016
|
Merge pull request #594 from jcastillo-arm/jc/user-guide
...
Update User Guide and move up to Linaro 16.02
danh-arm
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 826974 workaround
...
Change-Id: I45641551474f4c58c638aff8c42c0ab9a8ec78b4
Sandrine Bailleux
committed
on 21 Apr 2016
|
2016-04-14 |
Dump platform-defined regs in crash reporting
...
It is up to the platform to implement the new plat_crash_print_regs macro to
report all relevant platform registers helpful for troubleshooting.
plat_crash_print_regs merges or calls previously defined plat_print_gic_regs
and plat_print_interconnect_regs macros for each existing platforms.
NOTE: THIS COMMIT REQUIRES ALL PLATFORMS THAT ENABLE THE `CRASH_REPORTING`
BUILD FLAG TO MIGRATE TO USE THE NEW `plat_crash_print_regs()` MACRO. BY
DEFAULT, `CRASH_REPORTING` IS ENABLED IN DEBUG BUILDS FOR ALL PLATFORMS.
Fixes: arm-software/tf-issues#373
Signed-off-by: Gerald Lejeune <gerald.lejeune@st.com>
Gerald Lejeune
committed
on 14 Apr 2016
|
Update User Guide and move up to Linaro 16.02
...
This patch updates the TF User Guide, simplifying some of the steps
to build and run TF and trying to avoid duplicated information that
is already available on the ARM Connected Community or the Linaro
website.
The recommended Linaro release is now 16.02.
Change-Id: I21db486d56a07bb10f5ee9a33014ccc59ca12986
Juan Castillo
committed
on 14 Apr 2016
|
2016-04-08 |
Merge pull request #569 from Xilinx/zynqmp-v1
...
Support for Xilinx Zynq UltraScale+ MPSoC
danh-arm
committed
on 8 Apr 2016
|
Merge pull request #587 from antonio-nino-diaz-arm/an/rename-bl33-base
...
Rename BL33_BASE and make it work with RESET_TO_BL31
danh-arm
committed
on 8 Apr 2016
|
Rename BL33_BASE option to PRELOADED_BL33_BASE
...
To avoid confusion the build option BL33_BASE has been renamed to
PRELOADED_BL33_BASE, which is more descriptive of what it does and
doesn't get mistaken by similar names like BL32_BASE that work in a
completely different way.
NOTE: PLATFORMS USING BUILD OPTION `BL33_BASE` MUST CHANGE TO THE NEW
BUILD OPTION `PRELOADED_BL33_BASE`.
Change-Id: I658925ebe95406edf0325f15aa1752e1782aa45b
Antonio Nino Diaz
committed
on 8 Apr 2016
|
2016-04-07 |
Merge pull request #584 from soby-mathew/sm/enable_scr_sif
...
Enable SCR_EL3.SIF bit
danh-arm
committed
on 7 Apr 2016
|
Merge pull request #578 from EvanLloyd/ejll/woa_make2
...
Make improvements for host environment portability
danh-arm
committed
on 7 Apr 2016
|
Merge pull request #572 from jcastillo-arm/jc/tbb_nvcounter
...
TBB NVcounter support
danh-arm
committed
on 7 Apr 2016
|
Enable SCR_EL3.SIF bit
...
This patch enables the SCR_EL3.SIF (Secure Instruction Fetch) bit in BL1 and
BL31 common architectural setup code. When in secure state, this disables
instruction fetches from Non-secure memory.
NOTE: THIS COULD BREAK PLATFORMS THAT HAVE SECURE WORLD CODE EXECUTING FROM
NON-SECURE MEMORY, BUT THIS IS CONSIDERED UNLIKELY AND IS A SERIOUS SECURITY
RISK.
Fixes ARM-Software/tf-issues#372
Change-Id: I684e84b8d523c3b246e9a5fabfa085b6405df319
Soby Mathew
committed
on 7 Apr 2016
|
2016-04-06 |
Add support for Xilinx Zynq UltraScale+ MPSOC
...
The Xilinx Zynq UltraScale+ MPSOC containes a quad A53 cluster. This
patch adds the platform port for that SoC.
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Soren Brinkmann
committed
on 6 Apr 2016
|
2016-04-04 |
Merge pull request #580 from soby-mathew/sm/ret_type_plat_ns_ep
...
Modify return type of plat_get_ns_image_entrypoint()
danh-arm
committed
on 4 Apr 2016
|
2016-04-01 |
Modify return type of plat_get_ns_image_entrypoint()
...
This patch modifies the return type of the platform API
`plat_get_ns_image_entrypoint()` from `unsigned long` to
`uintptr_t` in accordance with the coding guidelines.
Change-Id: Icb4510ca98b706aa4d535fe27e203394184fb4ca
Soby Mathew
committed
on 1 Apr 2016
|
Merge pull request #577 from antonio-nino-diaz-arm/an/remove-xlat-helpers
...
Remove xlat_helpers.c
danh-arm
committed
on 1 Apr 2016
|
Make:Improve version string generation portability
...
To get round problems encountered when building in a DOS build
environment the generation of the .o file containing build identifier
strings is modified.
The problems encounterred were:
1. DOS echo doesn't strip ' characters from the output text.
2. git is not available from CMD.EXE so the BUILD_STRING value needs
some other origin.
A BUILD_STRING value of "development build" is used for now.
MAKE_BUILD_STRINGS is used to customise build string generation in a DOS
environment. This variable is not defined in the UNIX build environment
make file helper, and so the existing build string generation behaviour
is retained in these build environments.
NOTE: This commit completes a cumulative series aimed at improving
build portability across development environments.
This enables the build to run on several new build environments,
if the relevant tools are available.
At this point the build is tested on Windows 7 Enterprise SP1,
using CMD.EXE, Cygwin and Msys (MinGW),as well as a native
Linux envionment". The Windows platform builds used
aarch64-none-elf-gcc.exe 4.9.1. CMD.EXE and Msys used Gnu
Make 3.81, cygwin used Gnu Make 4.1.
CAVEAT: The cert_create tool build is not tested on the Windows
platforms (openssl-for-windows has a GPL license).
Change-Id: Iaa4fc89dbe2a9ebae87e2600c9eef10a6af30251
Evan Lloyd
committed
on 1 Apr 2016
|
2016-03-31 |
Remove xlat_helpers.c
...
lib/aarch64/xlat_helpers.c defines helper functions to build
translation descriptors, but no common code or upstream platform
port uses them. As the rest of the xlat_tables code evolves, there
may be conflicts with these helpers, therefore this code should be
removed.
Change-Id: I9f5be99720f929264818af33db8dada785368711
Antonio Nino Diaz
committed
on 31 Mar 2016
|
TBB: add non-volatile counter support
...
This patch adds support for non-volatile counter authentication to
the Authentication Module. This method consists of matching the
counter values provided in the certificates with the ones stored
in the platform. If the value from the certificate is lower than
the platform, the boot process is aborted. This mechanism protects
the system against rollback.
The TBBR CoT has been updated to include this method as part of the
authentication process. Two counters are used: one for the trusted
world images and another for the non trusted world images.
** NEW PLATFORM APIs (mandatory when TBB is enabled) **
int plat_get_nv_ctr(void *cookie, unsigned int *nv_ctr);
This API returns the non-volatile counter value stored
in the platform. The cookie in the first argument may be
used to select the counter in case the platform provides
more than one (i.e. TBSA compliant platforms must provide
trusted and non-trusted counters). This cookie is specified
in the CoT.
int plat_set_nv_ctr(void *cookie, unsigned int nv_ctr);
This API sets a new counter value. The cookie may be
used to select the counter to be updated.
An implementation of these new APIs for ARM platforms is also
provided. The values are obtained from the Trusted Non-Volatile
Counters peripheral. The cookie is used to pass the extension OID.
This OID may be interpreted by the platform to know which counter
must return. On Juno, The trusted and non-trusted counter values
have been tied to 31 and 223, respectively, and cannot be modified.
** IMPORTANT **
THIS PATCH BREAKS THE BUILD WHEN TRUSTED_BOARD_BOOT IS ENABLED. THE
NEW PLATFORM APIs INTRODUCED IN THIS PATCH MUST BE IMPLEMENTED IN
ORDER TO SUCCESSFULLY BUILD TF.
Change-Id: Ic943b76b25f2a37f490eaaab6d87b4a8b3cbc89a
Juan Castillo
committed
on 31 Mar 2016
|
Merge pull request #570 from davwan01/bl31-in-dram
...
Add support to load BL31 in DRAM
danh-arm
committed
on 31 Mar 2016
|
2016-03-30 |
Add support to load BL31 in DRAM
...
This patch adds an option to the ARM common platforms to load BL31 in the
TZC secured DRAM instead of the default secure SRAM.
To enable this feature, set `ARM_BL31_IN_DRAM` to 1 in build options.
If TSP is present, then setting this option also sets the TSP location
to DRAM and ignores the `ARM_TSP_RAM_LOCATION` build flag.
To use this feature, BL2 platform code must map in the DRAM used by
BL31. The macro ARM_MAP_BL31_SEC_DRAM is provided for this purpose.
Currently, only the FVP BL2 platform code maps in this DRAM.
Change-Id: If5f7cc9deb569cfe68353a174d4caa48acd78d67
David Wang
committed
on 30 Mar 2016
|
Enable asynchronous abort exceptions during boot
...
Asynchronous abort exceptions generated by the platform during cold boot are
not taken in EL3 unless SCR_EL3.EA is set.
Therefore EA bit is set along with RES1 bits in early BL1 and BL31 architecture
initialisation. Further write accesses to SCR_EL3 preserve these bits during
cold boot.
A build flag controls SCR_EL3.EA value to keep asynchronous abort exceptions
being trapped by EL3 after cold boot or not.
For further reference SError Interrupts are also known as asynchronous external
aborts.
On Cortex-A53 revisions below r0p2, asynchronous abort exceptions are taken in
EL3 whatever the SCR_EL3.EA value is.
Fixes arm-software/tf-issues#368
Signed-off-by: Gerald Lejeune <gerald.lejeune@st.com>
Gerald Lejeune
committed
on 30 Mar 2016
|
2016-03-29 |
Merge pull request #561 from antonio-nino-diaz-arm/an/bootwrapper
...
Enable preloaded BL33 alternative boot flow
danh-arm
committed
on 29 Mar 2016
|
2016-03-22 |
Simplify Firmware Design document
...
The Firmware Design document is meant to provide a general overview
of the Trusted Firmware code. Although it is useful to provide some
guidance around the responsibilities of the platform layer, it should
not provide too much platform specific implementation details. Right
now, some sections are too tied to the implementation on ARM
platforms. This makes the Firmware Design document harder to digest.
This patch simplifies this aspect of the Firmware Design document.
The sections relating the platform initialisations performed by the
different BL stages have been simplified and the extra details about
the ARM platforms implementation have been moved to the Porting Guide
when appropriate.
This patch also provides various documentation fixes and additions
in the Firmware Design and Platform Porting Guide. In particular:
- Update list of SMCs supported by BL1.
- Remove MMU setup from architectural inits, as it is actually
performed by platform code.
- Similarly, move runtime services initialisation, BL2 image
initialization and BL33 execution out of the platform
initialisation paragraph.
- List SError interrupt unmasking as part of BL1 architectural
initialization.
- Mention Trusted Watchdog enabling in BL1 on ARM platforms.
- Fix order of steps in "BL2 image load and execution" section.
- Refresh section about GICv3/GICv2 drivers initialisation on
ARM platforms.
Change-Id: I32113c4ffdc26687042629cd8bbdbb34d91e3c14
Sandrine Bailleux
committed
on 22 Mar 2016
|