Newer
Older
barebox / dts / Bindings / perf / fsl-imx-ddr.txt
@Sascha Hauer Sascha Hauer on 18 Dec 2019 441 bytes dts: update to v5.5-rc1
* Freescale(NXP) IMX8 DDR performance monitor

Required properties:

- compatible: should be one of:
	"fsl,imx8-ddr-pmu"
	"fsl,imx8m-ddr-pmu"
	"fsl,imx8mp-ddr-pmu"

- reg: physical address and size

- interrupts: single interrupt
	generated by the control block

Example:

	ddr-pmu@5c020000 {
		compatible = "fsl,imx8-ddr-pmu";
		reg = <0x5c020000 0x10000>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
	};