/****************************************************************************** * Copyright (C) 2023 Maxim Integrated Products, Inc., All Rights Reserved. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included * in all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Except as contained in this notice, the name of Maxim Integrated * Products, Inc. shall not be used except as stated in the Maxim Integrated * Products, Inc. Branding Policy. * * The mere transfer of this software does not imply any licenses * of trade secrets, proprietary technology, copyrights, patents, * trademarks, maskwork rights, or any other form of intellectual * property whatsoever. Maxim Integrated Products, Inc. retains all * ownership rights. * ******************************************************************************/ #include "mxc_device.h" #include "mxc_assert.h" #include "mxc_sys.h" #include "gcr_regs.h" #include "lp.h" void MXC_LP_EnterSleepMode(void) { MXC_LP_ClearWakeStatus(); // set block detect bit MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_VCORE_DET_BYPASS; // Clear SLEEPDEEP bit SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk; // Go into Sleep mode and wait for an interrupt to wake the processor __WFI(); } void MXC_LP_EnterDeepSleepMode(void) { MXC_LP_ClearWakeStatus(); // set block detect bit MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_VCORE_DET_BYPASS; // Set SLEEPDEEP bit SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; // Go into Deepsleep mode and wait for an interrupt to wake the processor __WFI(); } void MXC_LP_EnterBackupMode(void) { MXC_LP_ClearWakeStatus(); // set block detect bit MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_VCORE_DET_BYPASS; MXC_GCR->pm &= ~MXC_F_GCR_PM_MODE; MXC_GCR->pm |= MXC_S_GCR_PM_MODE_BACKUP; while (1) {} // Should never reach this line - device will jump to backup vector on exit from background mode. } void MXC_LP_EnterStorageMode(void) { MXC_LP_ClearWakeStatus(); /*set block detect bit */ MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_VCORE_DET_BYPASS; MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_STORAGE_EN; MXC_GCR->pm &= ~MXC_F_GCR_PM_MODE; MXC_GCR->pm |= MXC_S_GCR_PM_MODE_BACKUP; while (1) {} // Should never reach this line - device will jump to backup vector on exit from background mode. } void MXC_LP_EnterShutDownMode(void) { MXC_GCR->pm &= ~MXC_F_GCR_PM_MODE; MXC_GCR->pm |= MXC_S_GCR_PM_MODE_SHUTDOWN; while (1) {} // Should never reach this line - device will reset on exit from shutdown mode. } void MXC_LP_SetOVR(mxc_lp_ovr_t ovr) { //not supported yet } void MXC_LP_RetentionRegEnable(void) { MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_RETREG_EN; } void MXC_LP_RetentionRegDisable(void) { MXC_PWRSEQ->lpcn &= ~MXC_F_PWRSEQ_LPCN_RETREG_EN; } int MXC_LP_RetentionRegIsEnabled(void) { return (MXC_PWRSEQ->lpcn & MXC_F_PWRSEQ_LPCN_RETREG_EN); } void MXC_LP_BandgapOn(void) { MXC_PWRSEQ->lpcn &= ~MXC_F_PWRSEQ_LPCN_BG_DIS; } void MXC_LP_BandgapOff(void) { MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_BG_DIS; } int MXC_LP_BandgapIsOn(void) { return (MXC_PWRSEQ->lpcn & MXC_F_PWRSEQ_LPCN_BG_DIS); } void MXC_LP_PORVCOREoreMonitorEnable(void) { MXC_PWRSEQ->lpcn &= ~MXC_F_PWRSEQ_LPCN_VCOREPOR_DIS; } void MXC_LP_PORVCOREoreMonitorDisable(void) { MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_VCOREPOR_DIS; } int MXC_LP_PORVCOREoreMonitorIsEnabled(void) { return (MXC_PWRSEQ->lpcn & MXC_F_PWRSEQ_LPCN_VCOREPOR_DIS); } void MXC_LP_LDOEnable(void) { MXC_PWRSEQ->lpcn &= ~MXC_F_PWRSEQ_LPCN_LDO_DIS; } void MXC_LP_LDODisable(void) { MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_LDO_DIS; } int MXC_LP_LDOIsEnabled(void) { return (MXC_PWRSEQ->lpcn & MXC_F_PWRSEQ_LPCN_LDO_DIS); } void MXC_LP_FastWakeupEnable(void) { MXC_PWRSEQ->lpcn |= MXC_F_PWRSEQ_LPCN_FASTWK_EN; } void MXC_LP_FastWakeupDisable(void) { MXC_PWRSEQ->lpcn &= ~MXC_F_PWRSEQ_LPCN_FASTWK_EN; } int MXC_LP_FastWakeupIsEnabled(void) { return (MXC_PWRSEQ->lpcn & MXC_F_PWRSEQ_LPCN_FASTWK_EN); } void MXC_LP_ClearWakeStatus(void) { // Write 1 to clear MXC_PWRSEQ->lpwkst0 = 0xFFFFFFFF; MXC_PWRSEQ->lpwkst1 = 0xFFFFFFFF; MXC_PWRSEQ->lppwkst = 0xFFFFFFFF; } void MXC_LP_EnableGPIOWakeup(unsigned int port, unsigned int mask) { MXC_GCR->pm |= MXC_F_GCR_PM_GPIO_WE; switch (1 << port) { case MXC_GPIO_PORT_0: MXC_PWRSEQ->lpwken0 |= mask; break; case MXC_GPIO_PORT_1: MXC_PWRSEQ->lpwken1 |= mask; } } void MXC_LP_DisableGPIOWakeup(unsigned int port, unsigned int mask) { switch (1 << port) { case MXC_GPIO_PORT_0: MXC_PWRSEQ->lpwken0 &= ~mask; break; case MXC_GPIO_PORT_1: MXC_PWRSEQ->lpwken1 &= ~mask; } if (MXC_PWRSEQ->lpwken1 == 0 && MXC_PWRSEQ->lpwken0 == 0) { MXC_GCR->pm &= ~MXC_F_GCR_PM_GPIO_WE; } } void MXC_LP_EnableRTCAlarmWakeup(void) { MXC_GCR->pm |= MXC_F_GCR_PM_RTC_WE; } void MXC_LP_DisableRTCAlarmWakeup(void) { MXC_GCR->pm &= ~MXC_F_GCR_PM_RTC_WE; } void MXC_LP_EnableTimerWakeup(mxc_tmr_regs_t *tmr) { MXC_ASSERT(MXC_TMR_GET_IDX(tmr) > 3); if (tmr == MXC_TMR4) { MXC_GCR->pm |= MXC_F_GCR_PM_LPTMR0_WE; MXC_PWRSEQ->lppwken |= MXC_F_PWRSEQ_LPPWKEN_LPTMR0; } else { MXC_GCR->pm |= MXC_F_GCR_PM_LPTMR1_WE; MXC_PWRSEQ->lppwken |= MXC_F_PWRSEQ_LPPWKEN_LPTMR1; } } void MXC_LP_DisableTimerWakeup(mxc_tmr_regs_t *tmr) { MXC_ASSERT(MXC_TMR_GET_IDX(tmr) > 3); if (tmr == MXC_TMR4) { MXC_GCR->pm &= ~MXC_F_GCR_PM_LPTMR0_WE; MXC_PWRSEQ->lppwken &= ~MXC_F_PWRSEQ_LPPWKEN_LPTMR0; } else { MXC_GCR->pm &= ~MXC_F_GCR_PM_LPTMR1_WE; MXC_PWRSEQ->lppwken &= ~MXC_F_PWRSEQ_LPPWKEN_LPTMR1; } } void MXC_LP_EnableUARTWakeup(void) { MXC_GCR->pm |= MXC_F_GCR_PM_LPUART0_WE; MXC_PWRSEQ->lppwken |= MXC_F_PWRSEQ_LPPWKEN_LPUART0; } void MXC_LP_DisableUARTWakeup(void) { MXC_GCR->pm &= ~MXC_F_GCR_PM_LPUART0_WE; MXC_PWRSEQ->lppwken &= ~MXC_F_PWRSEQ_LPPWKEN_LPUART0; } int MXC_LP_ConfigDeepSleepClocks(uint32_t mask) { if (!(mask & (MXC_F_GCR_PM_IBRO_PD | MXC_F_GCR_PM_IPO_PD | MXC_F_GCR_PM_ERFO_PD))) { return E_BAD_PARAM; } MXC_GCR->pm |= mask; return E_NO_ERROR; } void MXC_LP_SysRam0LightSleepEnable(void) { MXC_GCR->memctrl |= MXC_F_GCR_MEMCTRL_RAM0LS_EN; } void MXC_LP_SysRam1LightSleepEnable(void) { MXC_GCR->memctrl |= MXC_F_GCR_MEMCTRL_RAM1LS_EN; } void MXC_LP_SysRam2LightSleepEnable(void) { MXC_GCR->memctrl |= MXC_F_GCR_MEMCTRL_RAM2LS_EN; } void MXC_LP_SysRam3LightSleepEnable(void) { MXC_GCR->memctrl |= MXC_F_GCR_MEMCTRL_RAM3LS_EN; } void MXC_LP_ROMLightSleepEnable(void) { MXC_GCR->memctrl |= MXC_F_GCR_MEMCTRL_ROMLS_EN; } void MXC_LP_SysRam0LightSleepDisable(void) { MXC_GCR->memctrl &= ~MXC_F_GCR_MEMCTRL_RAM0LS_EN; } void MXC_LP_SysRam1LightSleepDisable(void) { MXC_GCR->memctrl &= ~MXC_F_GCR_MEMCTRL_RAM1LS_EN; } void MXC_LP_SysRam2LightSleepDisable(void) { MXC_GCR->memctrl &= ~MXC_F_GCR_MEMCTRL_RAM2LS_EN; } void MXC_LP_SysRam3LightSleepDisable(void) { MXC_GCR->memctrl &= ~MXC_F_GCR_MEMCTRL_RAM3LS_EN; } void MXC_LP_ROMLightSleepDisable(void) { MXC_GCR->memctrl &= ~MXC_F_GCR_MEMCTRL_RAM0LS_EN; } void MXC_LP_SysRam0Shutdown(void) { MXC_PWRSEQ->lpmemsd |= MXC_F_PWRSEQ_LPMEMSD_RAM0; } void MXC_LP_SysRam0PowerUp(void) { MXC_PWRSEQ->lpmemsd &= ~MXC_F_PWRSEQ_LPMEMSD_RAM0; } void MXC_LP_SysRam1Shutdown(void) { MXC_PWRSEQ->lpmemsd |= MXC_F_PWRSEQ_LPMEMSD_RAM1; } void MXC_LP_SysRam1PowerUp(void) { MXC_PWRSEQ->lpmemsd &= ~MXC_F_PWRSEQ_LPMEMSD_RAM1; } void MXC_LP_SysRam2Shutdown(void) { MXC_PWRSEQ->lpmemsd |= MXC_F_PWRSEQ_LPMEMSD_RAM2; } void MXC_LP_SysRam2PowerUp(void) { MXC_PWRSEQ->lpmemsd &= ~MXC_F_PWRSEQ_LPMEMSD_RAM2; } void MXC_LP_SysRam3Shutdown(void) { MXC_PWRSEQ->lpmemsd |= MXC_F_PWRSEQ_LPMEMSD_RAM3; } void MXC_LP_SysRam3PowerUp(void) { MXC_PWRSEQ->lpmemsd &= ~MXC_F_PWRSEQ_LPMEMSD_RAM3; }