GitBucket
Newer
/***************************************************************************//**
* \file gpio_psoc6_04_68_qfn.h
*
* \brief
* PSoC6_04 device GPIO header for 68-QFN package
*
* \note
* Generator version: 1.6.0.409
*
********************************************************************************
* \copyright
* Copyright 2016-2020 Cypress Semiconductor Corporation
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/
#ifndef _GPIO_PSOC6_04_68_QFN_H_
#define _GPIO_PSOC6_04_68_QFN_H_
/* Package type */
enum
{
CY_GPIO_PACKAGE_QFN,
CY_GPIO_PACKAGE_BGA,
CY_GPIO_PACKAGE_CSP,
CY_GPIO_PACKAGE_WLCSP,
CY_GPIO_PACKAGE_LQFP,
CY_GPIO_PACKAGE_TQFP,
CY_GPIO_PACKAGE_SMT,
};
#define CY_GPIO_PACKAGE_TYPE CY_GPIO_PACKAGE_QFN
#define CY_GPIO_PIN_COUNT 68u
/* AMUXBUS Segments */
enum
{
AMUXBUS_ANALOG_VDDD,
AMUXBUS_CSD0,
AMUXBUS_CSD1,
AMUXBUS_MAIN,
AMUXBUS_SAR,
AMUXBUS_VDDIO_1,
AMUXBUS_VSSA,
AMUXBUS_SRSS_AMUXBUSA_ADFT_VDDD,
AMUXBUS_SRSS_AMUXBUSB_ADFT_VDDD,
};
/* AMUX Splitter Controls */
typedef enum
{
AMUX_SPLIT_CTL_1 = 0x0001u, /* Left = AMUXBUS_VDDIO_1; Right = AMUXBUS_MAIN */
AMUX_SPLIT_CTL_2 = 0x0002u, /* Left = AMUXBUS_CSD1; Right = AMUXBUS_CSD0 */
AMUX_SPLIT_CTL_3 = 0x0003u, /* Left = AMUXBUS_SAR; Right = AMUXBUS_CSD1 */
AMUX_SPLIT_CTL_5 = 0x0005u /* Left = AMUXBUS_SAR; Right = AMUXBUS_MAIN */
} cy_en_amux_split_t;
/* Port List */
/* PORT 0 (GPIO) */
#define P0_0_PORT GPIO_PRT0
#define P0_0_PIN 0u
#define P0_0_NUM 0u
#define P0_1_PORT GPIO_PRT0
#define P0_1_PIN 1u
#define P0_1_NUM 1u
#define P0_2_PORT GPIO_PRT0
#define P0_2_PIN 2u
#define P0_2_NUM 2u
#define P0_3_PORT GPIO_PRT0
#define P0_3_PIN 3u
#define P0_3_NUM 3u
#define P0_4_PORT GPIO_PRT0
#define P0_4_PIN 4u
#define P0_4_NUM 4u
#define P0_5_PORT GPIO_PRT0
#define P0_5_PIN 5u
#define P0_5_NUM 5u
/* PORT 2 (GPIO) */
#define P2_0_PORT GPIO_PRT2
#define P2_0_PIN 0u
#define P2_0_NUM 0u
#define P2_1_PORT GPIO_PRT2
#define P2_1_PIN 1u
#define P2_1_NUM 1u
#define P2_2_PORT GPIO_PRT2
#define P2_2_PIN 2u
#define P2_2_NUM 2u
#define P2_3_PORT GPIO_PRT2
#define P2_3_PIN 3u
#define P2_3_NUM 3u
#define P2_4_PORT GPIO_PRT2
#define P2_4_PIN 4u
#define P2_4_NUM 4u
#define P2_5_PORT GPIO_PRT2
#define P2_5_PIN 5u
#define P2_5_NUM 5u
#define P2_6_PORT GPIO_PRT2
#define P2_6_PIN 6u
#define P2_6_NUM 6u
#define P2_7_PORT GPIO_PRT2
#define P2_7_PIN 7u
#define P2_7_NUM 7u
/* PORT 3 (GPIO_OVT) */
#define P3_0_PORT GPIO_PRT3
#define P3_0_PIN 0u
#define P3_0_NUM 0u
#define P3_0_AMUXSEGMENT AMUXBUS_VSSA
#define P3_1_PORT GPIO_PRT3
#define P3_1_PIN 1u
#define P3_1_NUM 1u
#define P3_1_AMUXSEGMENT AMUXBUS_VSSA
/* PORT 5 (GPIO) */
#define P5_0_PORT GPIO_PRT5
#define P5_0_PIN 0u
#define P5_0_NUM 0u
#define P5_1_PORT GPIO_PRT5
#define P5_1_PIN 1u
#define P5_1_NUM 1u
#define P5_6_PORT GPIO_PRT5
#define P5_6_PIN 6u
#define P5_6_NUM 6u
#define P5_7_PORT GPIO_PRT5
#define P5_7_PIN 7u
#define P5_7_NUM 7u
/* PORT 6 (GPIO) */
#define P6_2_PORT GPIO_PRT6
#define P6_2_PIN 2u
#define P6_2_NUM 2u
#define P6_3_PORT GPIO_PRT6
#define P6_3_PIN 3u
#define P6_3_NUM 3u
#define P6_4_PORT GPIO_PRT6
#define P6_4_PIN 4u
#define P6_4_NUM 4u
#define P6_5_PORT GPIO_PRT6
#define P6_5_PIN 5u
#define P6_5_NUM 5u
#define P6_6_PORT GPIO_PRT6
#define P6_6_PIN 6u
#define P6_6_NUM 6u
#define P6_7_PORT GPIO_PRT6
#define P6_7_PIN 7u
#define P6_7_NUM 7u
/* PORT 7 (GPIO) */
#define P7_0_PORT GPIO_PRT7
#define P7_0_PIN 0u
#define P7_0_NUM 0u
#define P7_0_AMUXSEGMENT AMUXBUS_CSD0
#define P7_1_PORT GPIO_PRT7
#define P7_1_PIN 1u
#define P7_1_NUM 1u
#define P7_1_AMUXSEGMENT AMUXBUS_CSD0
#define P7_2_PORT GPIO_PRT7
#define P7_2_PIN 2u
#define P7_2_NUM 2u
#define P7_2_AMUXSEGMENT AMUXBUS_CSD0
#define P7_3_PORT GPIO_PRT7
#define P7_3_PIN 3u
#define P7_3_NUM 3u
#define P7_3_AMUXSEGMENT AMUXBUS_CSD0
#define P7_7_PORT GPIO_PRT7
#define P7_7_PIN 7u
#define P7_7_NUM 7u
#define P7_7_AMUXSEGMENT AMUXBUS_CSD0
/* PORT 8 (GPIO) */
#define P8_0_PORT GPIO_PRT8
#define P8_0_PIN 0u
#define P8_0_NUM 0u
#define P8_0_AMUXSEGMENT AMUXBUS_CSD0
#define P8_1_PORT GPIO_PRT8
#define P8_1_PIN 1u
#define P8_1_NUM 1u
#define P8_1_AMUXSEGMENT AMUXBUS_CSD0
/* PORT 9 (GPIO) */
#define P9_0_PORT GPIO_PRT9
#define P9_0_PIN 0u
#define P9_0_NUM 0u
#define P9_0_AMUXSEGMENT AMUXBUS_SAR
#define P9_1_PORT GPIO_PRT9
#define P9_1_PIN 1u
#define P9_1_NUM 1u
#define P9_1_AMUXSEGMENT AMUXBUS_SAR
#define P9_2_PORT GPIO_PRT9
#define P9_2_PIN 2u
#define P9_2_NUM 2u
#define P9_2_AMUXSEGMENT AMUXBUS_SAR
#define P9_3_PORT GPIO_PRT9
#define P9_3_PIN 3u
#define P9_3_NUM 3u
#define P9_3_AMUXSEGMENT AMUXBUS_SAR
/* PORT 10 (GPIO) */
#define P10_0_PORT GPIO_PRT10
#define P10_0_PIN 0u
#define P10_0_NUM 0u
#define P10_0_AMUXSEGMENT AMUXBUS_SAR
#define P10_1_PORT GPIO_PRT10
#define P10_1_PIN 1u
#define P10_1_NUM 1u
#define P10_1_AMUXSEGMENT AMUXBUS_SAR
#define P10_2_PORT GPIO_PRT10
#define P10_2_PIN 2u
#define P10_2_NUM 2u
#define P10_2_AMUXSEGMENT AMUXBUS_SAR
#define P10_3_PORT GPIO_PRT10
#define P10_3_PIN 3u
#define P10_3_NUM 3u
#define P10_3_AMUXSEGMENT AMUXBUS_SAR
#define P10_4_PORT GPIO_PRT10
#define P10_4_PIN 4u
#define P10_4_NUM 4u
#define P10_4_AMUXSEGMENT AMUXBUS_SAR
#define P10_5_PORT GPIO_PRT10
#define P10_5_PIN 5u
#define P10_5_NUM 5u
#define P10_5_AMUXSEGMENT AMUXBUS_SAR
#define P10_6_PORT GPIO_PRT10
#define P10_6_PIN 6u
#define P10_6_NUM 6u
#define P10_6_AMUXSEGMENT AMUXBUS_SAR
#define P10_7_PORT GPIO_PRT10
#define P10_7_PIN 7u
#define P10_7_NUM 7u
#define P10_7_AMUXSEGMENT AMUXBUS_SAR
/* PORT 11 (GPIO) */
#define P11_2_PORT GPIO_PRT11
#define P11_2_PIN 2u
#define P11_2_NUM 2u
#define P11_3_PORT GPIO_PRT11
#define P11_3_PIN 3u
#define P11_3_NUM 3u
#define P11_4_PORT GPIO_PRT11
#define P11_4_PIN 4u
#define P11_4_NUM 4u
#define P11_5_PORT GPIO_PRT11
#define P11_5_PIN 5u
#define P11_5_NUM 5u
#define P11_6_PORT GPIO_PRT11
#define P11_6_PIN 6u
#define P11_6_NUM 6u
#define P11_7_PORT GPIO_PRT11
#define P11_7_PIN 7u
#define P11_7_NUM 7u
/* PORT 12 (GPIO) */
#define P12_6_PORT GPIO_PRT12
#define P12_6_PIN 6u
#define P12_6_NUM 6u
#define P12_7_PORT GPIO_PRT12
#define P12_7_PIN 7u
#define P12_7_NUM 7u
/* PORT 14 (AUX) */
#define USBDP_PORT GPIO_PRT14
#define USBDP_PIN 0u
#define USBDP_NUM 0u
#define USBDM_PORT GPIO_PRT14
#define USBDM_PIN 1u
#define USBDM_NUM 1u
/* Analog Connections */
#define CSD_CMODPADD_PORT 7u
#define CSD_CMODPADD_PIN 1u
#define CSD_CMODPADS_PORT 7u
#define CSD_CMODPADS_PIN 1u
#define CSD_CSH_TANKPADD_PORT 7u
#define CSD_CSH_TANKPADD_PIN 2u
#define CSD_CSH_TANKPADS_PORT 7u
#define CSD_CSH_TANKPADS_PIN 2u
#define CSD_CSHIELDPADS_PORT 7u
#define CSD_CSHIELDPADS_PIN 7u
#define CSD_VREF_EXT_PORT 7u
#define CSD_VREF_EXT_PIN 3u
#define IOSS_ADFT0_NET_PORT 10u
#define IOSS_ADFT0_NET_PIN 0u
#define IOSS_ADFT1_NET_PORT 10u
#define IOSS_ADFT1_NET_PIN 1u
#define LPCOMP_INN_COMP0_PORT 5u
#define LPCOMP_INN_COMP0_PIN 7u
#define LPCOMP_INN_COMP1_PORT 6u
#define LPCOMP_INN_COMP1_PIN 3u
#define LPCOMP_INP_COMP0_PORT 5u
#define LPCOMP_INP_COMP0_PIN 6u
#define LPCOMP_INP_COMP1_PORT 6u
#define LPCOMP_INP_COMP1_PIN 2u
#define PASS_CTB_OA0_OUT_10X_PORT 9u
#define PASS_CTB_OA0_OUT_10X_PIN 2u
#define PASS_CTB_OA1_OUT_10X_PORT 9u
#define PASS_CTB_OA1_OUT_10X_PIN 3u
#define PASS_CTB_PADS0_PORT 9u
#define PASS_CTB_PADS0_PIN 0u
#define PASS_CTB_PADS1_PORT 9u
#define PASS_CTB_PADS1_PIN 1u
#define PASS_CTB_PADS2_PORT 9u
#define PASS_CTB_PADS2_PIN 2u
#define PASS_CTB_PADS3_PORT 9u
#define PASS_CTB_PADS3_PIN 3u
#define PASS_SARMUX_PADS0_PORT 10u
#define PASS_SARMUX_PADS0_PIN 0u
#define PASS_SARMUX_PADS1_PORT 10u
#define PASS_SARMUX_PADS1_PIN 1u
#define PASS_SARMUX_PADS10_PORT 10u
#define PASS_SARMUX_PADS10_PIN 2u
#define PASS_SARMUX_PADS11_PORT 10u
#define PASS_SARMUX_PADS11_PIN 3u
#define PASS_SARMUX_PADS12_PORT 10u
#define PASS_SARMUX_PADS12_PIN 4u
#define PASS_SARMUX_PADS13_PORT 10u
#define PASS_SARMUX_PADS13_PIN 5u
#define PASS_SARMUX_PADS14_PORT 10u
#define PASS_SARMUX_PADS14_PIN 6u
#define PASS_SARMUX_PADS15_PORT 10u
#define PASS_SARMUX_PADS15_PIN 7u
#define PASS_SARMUX_PADS2_PORT 10u
#define PASS_SARMUX_PADS2_PIN 2u
#define PASS_SARMUX_PADS3_PORT 10u
#define PASS_SARMUX_PADS3_PIN 3u
#define PASS_SARMUX_PADS4_PORT 10u
#define PASS_SARMUX_PADS4_PIN 4u
#define PASS_SARMUX_PADS5_PORT 10u
#define PASS_SARMUX_PADS5_PIN 5u
#define PASS_SARMUX_PADS6_PORT 10u
#define PASS_SARMUX_PADS6_PIN 6u
#define PASS_SARMUX_PADS7_PORT 10u
#define PASS_SARMUX_PADS7_PIN 7u
#define PASS_SARMUX_PADS8_PORT 10u
#define PASS_SARMUX_PADS8_PIN 0u
#define PASS_SARMUX_PADS9_PORT 10u
#define PASS_SARMUX_PADS9_PIN 1u
#define SRSS_ADFT_PIN0_PORT 10u
#define SRSS_ADFT_PIN0_PIN 0u
#define SRSS_ADFT_PIN1_PORT 10u
#define SRSS_ADFT_PIN1_PIN 1u
#define SRSS_ECO_IN_PORT 12u
#define SRSS_ECO_IN_PIN 6u
#define SRSS_ECO_OUT_PORT 12u
#define SRSS_ECO_OUT_PIN 7u
#define SRSS_WCO_IN_PORT 0u
#define SRSS_WCO_IN_PIN 0u
#define SRSS_WCO_OUT_PORT 0u
#define SRSS_WCO_OUT_PIN 1u
/* HSIOM Connections */
typedef enum
{
/* Generic HSIOM connections */
HSIOM_SEL_GPIO = 0, /* GPIO controls 'out' */
HSIOM_SEL_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
HSIOM_SEL_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
HSIOM_SEL_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
HSIOM_SEL_AMUXA = 4, /* Analog mux bus A */
HSIOM_SEL_AMUXB = 5, /* Analog mux bus B */
HSIOM_SEL_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
HSIOM_SEL_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
HSIOM_SEL_ACT_0 = 8, /* Active functionality 0 */
HSIOM_SEL_ACT_1 = 9, /* Active functionality 1 */
HSIOM_SEL_ACT_2 = 10, /* Active functionality 2 */
HSIOM_SEL_ACT_3 = 11, /* Active functionality 3 */
HSIOM_SEL_DS_0 = 12, /* DeepSleep functionality 0 */
HSIOM_SEL_DS_1 = 13, /* DeepSleep functionality 1 */
HSIOM_SEL_DS_2 = 14, /* DeepSleep functionality 2 */
HSIOM_SEL_DS_3 = 15, /* DeepSleep functionality 3 */
HSIOM_SEL_ACT_4 = 16, /* Active functionality 4 */
HSIOM_SEL_ACT_5 = 17, /* Active functionality 5 */
HSIOM_SEL_ACT_6 = 18, /* Active functionality 6 */
HSIOM_SEL_ACT_7 = 19, /* Active functionality 7 */
HSIOM_SEL_ACT_8 = 20, /* Active functionality 8 */
HSIOM_SEL_ACT_9 = 21, /* Active functionality 9 */
HSIOM_SEL_ACT_10 = 22, /* Active functionality 10 */
HSIOM_SEL_ACT_11 = 23, /* Active functionality 11 */
HSIOM_SEL_ACT_12 = 24, /* Active functionality 12 */
HSIOM_SEL_ACT_13 = 25, /* Active functionality 13 */
HSIOM_SEL_ACT_14 = 26, /* Active functionality 14 */
HSIOM_SEL_ACT_15 = 27, /* Active functionality 15 */
HSIOM_SEL_DS_4 = 28, /* DeepSleep functionality 4 */
HSIOM_SEL_DS_5 = 29, /* DeepSleep functionality 5 */
HSIOM_SEL_DS_6 = 30, /* DeepSleep functionality 6 */
HSIOM_SEL_DS_7 = 31, /* DeepSleep functionality 7 */
/* P0.0 */
P0_0_GPIO = 0, /* GPIO controls 'out' */
P0_0_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:0 */
P0_0_TCPWM0_LINE256 = 9, /* Digital Active - tcpwm[0].line[256]:0 */
P0_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:0 */
P0_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:0 */
P0_0_LCD_COM0 = 12, /* Digital Deep Sleep - lcd.com[0]:0 */
P0_0_LCD_SEG0 = 13, /* Digital Deep Sleep - lcd.seg[0]:0 */
P0_0_SRSS_EXT_CLK = 16, /* Digital Active - srss.ext_clk:0 */
P0_0_SCB0_SPI_SELECT1 = 20, /* Digital Active - scb[0].spi_select1:0 */
P0_0_TCPWM0_TR_ONE_CNT_IN0 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[0]:0 */
P0_0_PERI_TR_IO_INPUT0 = 24, /* Digital Active - peri.tr_io_input[0]:0 */
/* P0.1 */
P0_1_GPIO = 0, /* GPIO controls 'out' */
P0_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:0 */
P0_1_TCPWM0_LINE_COMPL256 = 9, /* Digital Active - tcpwm[0].line_compl[256]:0 */
P0_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:1 */
P0_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:1 */
P0_1_LCD_COM1 = 12, /* Digital Deep Sleep - lcd.com[1]:0 */
P0_1_LCD_SEG1 = 13, /* Digital Deep Sleep - lcd.seg[1]:0 */
P0_1_SCB0_SPI_SELECT2 = 20, /* Digital Active - scb[0].spi_select2:0 */
P0_1_TCPWM0_TR_ONE_CNT_IN1 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[1]:0 */
P0_1_PERI_TR_IO_INPUT1 = 24, /* Digital Active - peri.tr_io_input[1]:0 */
P0_1_CPUSS_SWJ_TRSTN = 29, /* Digital Deep Sleep - cpuss.swj_trstn */
/* P0.2 */
P0_2_GPIO = 0, /* GPIO controls 'out' */
P0_2_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:0 */
P0_2_TCPWM0_LINE257 = 9, /* Digital Active - tcpwm[0].line[257]:0 */
P0_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:2 */
P0_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:2 */
P0_2_LCD_COM2 = 12, /* Digital Deep Sleep - lcd.com[2]:0 */
P0_2_LCD_SEG2 = 13, /* Digital Deep Sleep - lcd.seg[2]:0 */
P0_2_SCB0_UART_RX = 18, /* Digital Active - scb[0].uart_rx:0 */
P0_2_SCB0_I2C_SCL = 19, /* Digital Active - scb[0].i2c_scl:0 */
P0_2_SCB0_SPI_MOSI = 20, /* Digital Active - scb[0].spi_mosi:0 */
P0_2_TCPWM0_TR_ONE_CNT_IN2 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[2]:0 */
/* P0.3 */
P0_3_GPIO = 0, /* GPIO controls 'out' */
P0_3_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:0 */
P0_3_TCPWM0_LINE_COMPL257 = 9, /* Digital Active - tcpwm[0].line_compl[257]:0 */
P0_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:3 */
P0_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:3 */
P0_3_LCD_COM3 = 12, /* Digital Deep Sleep - lcd.com[3]:0 */
P0_3_LCD_SEG3 = 13, /* Digital Deep Sleep - lcd.seg[3]:0 */
P0_3_SCB0_UART_TX = 18, /* Digital Active - scb[0].uart_tx:0 */
P0_3_SCB0_I2C_SDA = 19, /* Digital Active - scb[0].i2c_sda:0 */
P0_3_SCB0_SPI_MISO = 20, /* Digital Active - scb[0].spi_miso:0 */
P0_3_TCPWM0_TR_ONE_CNT_IN3 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[3]:0 */
/* P0.4 */
P0_4_GPIO = 0, /* GPIO controls 'out' */
P0_4_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:0 */
P0_4_TCPWM0_LINE258 = 9, /* Digital Active - tcpwm[0].line[258]:0 */
P0_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:4 */
P0_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:4 */
P0_4_LCD_COM4 = 12, /* Digital Deep Sleep - lcd.com[4]:0 */
P0_4_LCD_SEG4 = 13, /* Digital Deep Sleep - lcd.seg[4]:0 */
P0_4_SCB0_UART_RTS = 18, /* Digital Active - scb[0].uart_rts:0 */
P0_4_SCB0_SPI_CLK = 20, /* Digital Active - scb[0].spi_clk:0 */
P0_4_TCPWM0_TR_ONE_CNT_IN256 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[256]:0 */
P0_4_PERI_TR_IO_INPUT2 = 24, /* Digital Active - peri.tr_io_input[2]:0 */
P0_4_PERI_TR_IO_OUTPUT0 = 25, /* Digital Active - peri.tr_io_output[0]:2 */
/* P0.5 */
P0_5_GPIO = 0, /* GPIO controls 'out' */
P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */
P0_5_TCPWM0_LINE_COMPL258 = 9, /* Digital Active - tcpwm[0].line_compl[258]:0 */
P0_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:5 */
P0_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:5 */
P0_5_LCD_COM5 = 12, /* Digital Deep Sleep - lcd.com[5]:0 */
P0_5_LCD_SEG5 = 13, /* Digital Deep Sleep - lcd.seg[5]:0 */
P0_5_SRSS_EXT_CLK = 16, /* Digital Active - srss.ext_clk:1 */
P0_5_SCB0_UART_CTS = 18, /* Digital Active - scb[0].uart_cts:0 */
P0_5_SCB0_SPI_SELECT0 = 20, /* Digital Active - scb[0].spi_select0:0 */
P0_5_TCPWM0_TR_ONE_CNT_IN257 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[257]:0 */
P0_5_PERI_TR_IO_INPUT3 = 24, /* Digital Active - peri.tr_io_input[3]:0 */
P0_5_PERI_TR_IO_OUTPUT1 = 25, /* Digital Active - peri.tr_io_output[1]:2 */
/* P2.0 */
P2_0_GPIO = 0, /* GPIO controls 'out' */
P2_0_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:0 */
P2_0_TCPWM0_LINE259 = 9, /* Digital Active - tcpwm[0].line[259]:0 */
P2_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:9 */
P2_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:9 */
P2_0_LCD_COM6 = 12, /* Digital Deep Sleep - lcd.com[6]:0 */
P2_0_LCD_SEG6 = 13, /* Digital Deep Sleep - lcd.seg[6]:0 */
P2_0_SCB1_UART_RX = 18, /* Digital Active - scb[1].uart_rx:1 */
P2_0_SCB1_I2C_SCL = 19, /* Digital Active - scb[1].i2c_scl:1 */
P2_0_SCB1_SPI_MOSI = 20, /* Digital Active - scb[1].spi_mosi:1 */
P2_0_TCPWM0_TR_ONE_CNT_IN261 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[261]:0 */
P2_0_PERI_TR_IO_INPUT4 = 24, /* Digital Active - peri.tr_io_input[4]:0 */
/* P2.1 */
P2_1_GPIO = 0, /* GPIO controls 'out' */
P2_1_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:0 */
P2_1_TCPWM0_LINE_COMPL259 = 9, /* Digital Active - tcpwm[0].line_compl[259]:0 */
P2_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:10 */
P2_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:10 */
P2_1_LCD_COM7 = 12, /* Digital Deep Sleep - lcd.com[7]:0 */
P2_1_LCD_SEG7 = 13, /* Digital Deep Sleep - lcd.seg[7]:0 */
P2_1_SCB1_UART_TX = 18, /* Digital Active - scb[1].uart_tx:1 */
P2_1_SCB1_I2C_SDA = 19, /* Digital Active - scb[1].i2c_sda:1 */
P2_1_SCB1_SPI_MISO = 20, /* Digital Active - scb[1].spi_miso:1 */
P2_1_TCPWM0_TR_ONE_CNT_IN262 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[262]:0 */
P2_1_PERI_TR_IO_INPUT5 = 24, /* Digital Active - peri.tr_io_input[5]:0 */
/* P2.2 */
P2_2_GPIO = 0, /* GPIO controls 'out' */
P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */
P2_2_TCPWM0_LINE260 = 9, /* Digital Active - tcpwm[0].line[260]:0 */
P2_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:11 */
P2_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:11 */
P2_2_LCD_COM8 = 12, /* Digital Deep Sleep - lcd.com[8]:0 */
P2_2_LCD_SEG8 = 13, /* Digital Deep Sleep - lcd.seg[8]:0 */
P2_2_SCB1_UART_RTS = 18, /* Digital Active - scb[1].uart_rts:1 */
P2_2_SCB1_SPI_CLK = 20, /* Digital Active - scb[1].spi_clk:1 */
P2_2_TCPWM0_TR_ONE_CNT_IN263 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[263]:0 */
/* P2.3 */
P2_3_GPIO = 0, /* GPIO controls 'out' */
P2_3_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:1 */
P2_3_TCPWM0_LINE_COMPL260 = 9, /* Digital Active - tcpwm[0].line_compl[260]:0 */
P2_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:12 */
P2_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:12 */
P2_3_LCD_COM9 = 12, /* Digital Deep Sleep - lcd.com[9]:0 */
P2_3_LCD_SEG9 = 13, /* Digital Deep Sleep - lcd.seg[9]:0 */
P2_3_SCB1_UART_CTS = 18, /* Digital Active - scb[1].uart_cts:1 */
P2_3_SCB1_SPI_SELECT0 = 20, /* Digital Active - scb[1].spi_select0:1 */
P2_3_TCPWM0_TR_ONE_CNT_IN0 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[0]:1 */
/* P2.4 */
P2_4_GPIO = 0, /* GPIO controls 'out' */
P2_4_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:1 */
P2_4_TCPWM0_LINE261 = 9, /* Digital Active - tcpwm[0].line[261]:0 */
P2_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:13 */
P2_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:13 */
P2_4_LCD_COM10 = 12, /* Digital Deep Sleep - lcd.com[10]:0 */
P2_4_LCD_SEG10 = 13, /* Digital Deep Sleep - lcd.seg[10]:0 */
P2_4_SCB1_SPI_SELECT1 = 20, /* Digital Active - scb[1].spi_select1:1 */
P2_4_TCPWM0_TR_ONE_CNT_IN1 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[1]:1 */
/* P2.5 */
P2_5_GPIO = 0, /* GPIO controls 'out' */
P2_5_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:1 */
P2_5_TCPWM0_LINE_COMPL261 = 9, /* Digital Active - tcpwm[0].line_compl[261]:0 */
P2_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:14 */
P2_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:14 */
P2_5_LCD_COM11 = 12, /* Digital Deep Sleep - lcd.com[11]:0 */
P2_5_LCD_SEG11 = 13, /* Digital Deep Sleep - lcd.seg[11]:0 */
P2_5_SCB1_SPI_SELECT2 = 20, /* Digital Active - scb[1].spi_select2:1 */
P2_5_TCPWM0_TR_ONE_CNT_IN2 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[2]:1 */
/* P2.6 */
P2_6_GPIO = 0, /* GPIO controls 'out' */
P2_6_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:1 */
P2_6_TCPWM0_LINE262 = 9, /* Digital Active - tcpwm[0].line[262]:0 */
P2_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:15 */
P2_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:15 */
P2_6_LCD_COM12 = 12, /* Digital Deep Sleep - lcd.com[12]:0 */
P2_6_LCD_SEG12 = 13, /* Digital Deep Sleep - lcd.seg[12]:0 */
P2_6_LPCOMP_DSI_COMP0 = 15, /* Digital Deep Sleep - lpcomp.dsi_comp0:0 */
P2_6_SCB1_SPI_SELECT3 = 20, /* Digital Active - scb[1].spi_select3:1 */
P2_6_TCPWM0_TR_ONE_CNT_IN3 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[3]:1 */
P2_6_PERI_TR_IO_INPUT8 = 24, /* Digital Active - peri.tr_io_input[8]:0 */
/* P2.7 */
P2_7_GPIO = 0, /* GPIO controls 'out' */
P2_7_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:1 */
P2_7_TCPWM0_LINE_COMPL262 = 9, /* Digital Active - tcpwm[0].line_compl[262]:0 */
P2_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:16 */
P2_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:16 */
P2_7_LCD_COM13 = 12, /* Digital Deep Sleep - lcd.com[13]:0 */
P2_7_LCD_SEG13 = 13, /* Digital Deep Sleep - lcd.seg[13]:0 */
P2_7_LPCOMP_DSI_COMP1 = 15, /* Digital Deep Sleep - lpcomp.dsi_comp1:0 */
P2_7_TCPWM0_TR_ONE_CNT_IN256 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[256]:1 */
P2_7_PERI_TR_IO_INPUT9 = 24, /* Digital Active - peri.tr_io_input[9]:0 */
/* P3.0 */
P3_0_GPIO = 0, /* GPIO controls 'out' */
P3_0_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:1 */
P3_0_TCPWM0_LINE263 = 9, /* Digital Active - tcpwm[0].line[263]:0 */
P3_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:17 */
P3_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:17 */
P3_0_LCD_COM14 = 12, /* Digital Deep Sleep - lcd.com[14]:0 */
P3_0_LCD_SEG14 = 13, /* Digital Deep Sleep - lcd.seg[14]:0 */
P3_0_SCB2_UART_RX = 18, /* Digital Active - scb[2].uart_rx:1 */
P3_0_SCB2_I2C_SCL = 19, /* Digital Active - scb[2].i2c_scl:1 */
P3_0_TCPWM0_TR_ONE_CNT_IN257 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[257]:1 */
P3_0_PERI_TR_IO_INPUT6 = 24, /* Digital Active - peri.tr_io_input[6]:0 */
/* P3.1 */
P3_1_GPIO = 0, /* GPIO controls 'out' */
P3_1_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:1 */
P3_1_TCPWM0_LINE_COMPL263 = 9, /* Digital Active - tcpwm[0].line_compl[263]:0 */
P3_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:18 */
P3_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:18 */
P3_1_LCD_COM15 = 12, /* Digital Deep Sleep - lcd.com[15]:0 */
P3_1_LCD_SEG15 = 13, /* Digital Deep Sleep - lcd.seg[15]:0 */
P3_1_SCB2_UART_TX = 18, /* Digital Active - scb[2].uart_tx:1 */
P3_1_SCB2_I2C_SDA = 19, /* Digital Active - scb[2].i2c_sda:1 */
P3_1_TCPWM0_TR_ONE_CNT_IN258 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[258]:1 */
P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */
/* P5.0 */
P5_0_GPIO = 0, /* GPIO controls 'out' */
P5_0_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:2 */
P5_0_TCPWM0_LINE256 = 9, /* Digital Active - tcpwm[0].line[256]:1 */
P5_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:19 */
P5_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:19 */
P5_0_LCD_COM16 = 12, /* Digital Deep Sleep - lcd.com[16]:0 */
P5_0_LCD_SEG16 = 13, /* Digital Deep Sleep - lcd.seg[16]:0 */
P5_0_SCB5_UART_RX = 18, /* Digital Active - scb[5].uart_rx:0 */
P5_0_SCB5_I2C_SCL = 19, /* Digital Active - scb[5].i2c_scl:0 */
P5_0_SCB5_SPI_MOSI = 20, /* Digital Active - scb[5].spi_mosi:0 */
P5_0_CANFD0_TTCAN_RX0 = 22, /* Digital Active - canfd[0].ttcan_rx[0] */
P5_0_TCPWM0_TR_ONE_CNT_IN259 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[259]:1 */
P5_0_PERI_TR_IO_INPUT10 = 24, /* Digital Active - peri.tr_io_input[10]:0 */
/* P5.1 */
P5_1_GPIO = 0, /* GPIO controls 'out' */
P5_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:2 */
P5_1_TCPWM0_LINE_COMPL256 = 9, /* Digital Active - tcpwm[0].line_compl[256]:1 */
P5_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:20 */
P5_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:20 */
P5_1_LCD_COM17 = 12, /* Digital Deep Sleep - lcd.com[17]:0 */
P5_1_LCD_SEG17 = 13, /* Digital Deep Sleep - lcd.seg[17]:0 */
P5_1_SCB5_UART_TX = 18, /* Digital Active - scb[5].uart_tx:0 */
P5_1_SCB5_I2C_SDA = 19, /* Digital Active - scb[5].i2c_sda:0 */
P5_1_SCB5_SPI_MISO = 20, /* Digital Active - scb[5].spi_miso:0 */
P5_1_CANFD0_TTCAN_TX0 = 22, /* Digital Active - canfd[0].ttcan_tx[0] */
P5_1_TCPWM0_TR_ONE_CNT_IN260 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[260]:1 */
P5_1_PERI_TR_IO_INPUT11 = 24, /* Digital Active - peri.tr_io_input[11]:0 */
/* P5.6 */
P5_6_GPIO = 0, /* GPIO controls 'out' */
P5_6_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:2 */
P5_6_TCPWM0_LINE257 = 9, /* Digital Active - tcpwm[0].line[257]:1 */
P5_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:22 */
P5_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:22 */
P5_6_LCD_COM18 = 12, /* Digital Deep Sleep - lcd.com[18]:0 */
P5_6_LCD_SEG18 = 13, /* Digital Deep Sleep - lcd.seg[18]:0 */
P5_6_TCPWM0_TR_ONE_CNT_IN262 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[262]:1 */
/* P5.7 */
P5_7_GPIO = 0, /* GPIO controls 'out' */
P5_7_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:2 */
P5_7_TCPWM0_LINE_COMPL257 = 9, /* Digital Active - tcpwm[0].line_compl[257]:1 */
P5_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:23 */
P5_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:23 */
P5_7_LCD_COM19 = 12, /* Digital Deep Sleep - lcd.com[19]:0 */
P5_7_LCD_SEG19 = 13, /* Digital Deep Sleep - lcd.seg[19]:0 */
P5_7_TCPWM0_TR_ONE_CNT_IN263 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[263]:1 */
/* P6.2 */
P6_2_GPIO = 0, /* GPIO controls 'out' */
P6_2_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:2 */
P6_2_TCPWM0_LINE259 = 9, /* Digital Active - tcpwm[0].line[259]:1 */
P6_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:24 */
P6_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:24 */
P6_2_LCD_COM22 = 12, /* Digital Deep Sleep - lcd.com[22]:0 */
P6_2_LCD_SEG22 = 13, /* Digital Deep Sleep - lcd.seg[22]:0 */
P6_2_TCPWM0_TR_ONE_CNT_IN0 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[0]:2 */
P6_2_CPUSS_FAULT_OUT0 = 25, /* Digital Active - cpuss.fault_out[0] */
/* P6.3 */
P6_3_GPIO = 0, /* GPIO controls 'out' */
P6_3_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:2 */
P6_3_TCPWM0_LINE_COMPL259 = 9, /* Digital Active - tcpwm[0].line_compl[259]:1 */
P6_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:25 */
P6_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:25 */
P6_3_LCD_COM23 = 12, /* Digital Deep Sleep - lcd.com[23]:0 */
P6_3_LCD_SEG23 = 13, /* Digital Deep Sleep - lcd.seg[23]:0 */
P6_3_TCPWM0_TR_ONE_CNT_IN1 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[1]:2 */
P6_3_CPUSS_FAULT_OUT1 = 25, /* Digital Active - cpuss.fault_out[1] */
/* P6.4 */
P6_4_GPIO = 0, /* GPIO controls 'out' */
P6_4_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:3 */
P6_4_TCPWM0_LINE260 = 9, /* Digital Active - tcpwm[0].line[260]:1 */
P6_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:26 */
P6_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:26 */
P6_4_LCD_COM24 = 12, /* Digital Deep Sleep - lcd.com[24]:0 */
P6_4_LCD_SEG24 = 13, /* Digital Deep Sleep - lcd.seg[24]:0 */
P6_4_SCB6_I2C_SCL = 14, /* Digital Deep Sleep - scb[6].i2c_scl:0 */
P6_4_TCPWM0_TR_ONE_CNT_IN2 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[2]:2 */
P6_4_PERI_TR_IO_INPUT12 = 24, /* Digital Active - peri.tr_io_input[12]:0 */
P6_4_PERI_TR_IO_OUTPUT0 = 25, /* Digital Active - peri.tr_io_output[0]:1 */
P6_4_CPUSS_SWJ_SWO_TDO = 29, /* Digital Deep Sleep - cpuss.swj_swo_tdo */
P6_4_SCB6_SPI_MOSI = 30, /* Digital Deep Sleep - scb[6].spi_mosi:0 */
P6_4_SRSS_DDFT_PIN_IN0 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[0]:0 */
/* P6.5 */
P6_5_GPIO = 0, /* GPIO controls 'out' */
P6_5_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:3 */
P6_5_TCPWM0_LINE_COMPL260 = 9, /* Digital Active - tcpwm[0].line_compl[260]:1 */
P6_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:27 */
P6_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:27 */
P6_5_LCD_COM25 = 12, /* Digital Deep Sleep - lcd.com[25]:0 */
P6_5_LCD_SEG25 = 13, /* Digital Deep Sleep - lcd.seg[25]:0 */
P6_5_SCB6_I2C_SDA = 14, /* Digital Deep Sleep - scb[6].i2c_sda:0 */
P6_5_TCPWM0_TR_ONE_CNT_IN3 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[3]:2 */
P6_5_PERI_TR_IO_INPUT13 = 24, /* Digital Active - peri.tr_io_input[13]:0 */
P6_5_PERI_TR_IO_OUTPUT1 = 25, /* Digital Active - peri.tr_io_output[1]:1 */
P6_5_CPUSS_SWJ_SWDOE_TDI = 29, /* Digital Deep Sleep - cpuss.swj_swdoe_tdi */
P6_5_SCB6_SPI_MISO = 30, /* Digital Deep Sleep - scb[6].spi_miso:0 */
P6_5_SRSS_DDFT_PIN_IN1 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[1]:0 */
/* P6.6 */
P6_6_GPIO = 0, /* GPIO controls 'out' */
P6_6_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:3 */
P6_6_TCPWM0_LINE261 = 9, /* Digital Active - tcpwm[0].line[261]:1 */
P6_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:28 */
P6_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:28 */
P6_6_LCD_COM26 = 12, /* Digital Deep Sleep - lcd.com[26]:0 */
P6_6_LCD_SEG26 = 13, /* Digital Deep Sleep - lcd.seg[26]:0 */
P6_6_TCPWM0_TR_ONE_CNT_IN256 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[256]:2 */
P6_6_CPUSS_SWJ_SWDIO_TMS = 29, /* Digital Deep Sleep - cpuss.swj_swdio_tms */
P6_6_SCB6_SPI_CLK = 30, /* Digital Deep Sleep - scb[6].spi_clk:0 */
/* P6.7 */
P6_7_GPIO = 0, /* GPIO controls 'out' */
P6_7_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:3 */
P6_7_TCPWM0_LINE_COMPL261 = 9, /* Digital Active - tcpwm[0].line_compl[261]:1 */
P6_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:29 */
P6_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:29 */
P6_7_LCD_COM27 = 12, /* Digital Deep Sleep - lcd.com[27]:0 */
P6_7_LCD_SEG27 = 13, /* Digital Deep Sleep - lcd.seg[27]:0 */
P6_7_TCPWM0_TR_ONE_CNT_IN257 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[257]:2 */
P6_7_CPUSS_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.swj_swclk_tclk */
P6_7_SCB6_SPI_SELECT0 = 30, /* Digital Deep Sleep - scb[6].spi_select0:0 */
/* P7.0 */
P7_0_GPIO = 0, /* GPIO controls 'out' */
P7_0_AMUXA = 4, /* Analog mux bus A */
P7_0_AMUXB = 5, /* Analog mux bus B */
P7_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P7_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P7_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:2 */
P7_0_TCPWM0_LINE262 = 9, /* Digital Active - tcpwm[0].line[262]:1 */
P7_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:30 */
P7_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:30 */
P7_0_LCD_COM28 = 12, /* Digital Deep Sleep - lcd.com[28]:0 */
P7_0_LCD_SEG28 = 13, /* Digital Deep Sleep - lcd.seg[28]:0 */
P7_0_SCB4_UART_RX = 18, /* Digital Active - scb[4].uart_rx:0 */
P7_0_SCB4_I2C_SCL = 19, /* Digital Active - scb[4].i2c_scl:0 */
P7_0_SCB4_SPI_MOSI = 20, /* Digital Active - scb[4].spi_mosi:0 */
P7_0_TCPWM0_TR_ONE_CNT_IN258 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[258]:2 */
P7_0_PERI_TR_IO_INPUT14 = 24, /* Digital Active - peri.tr_io_input[14]:0 */
P7_0_CPUSS_TRACE_CLOCK = 26, /* Digital Active - cpuss.trace_clock */
/* P7.1 */
P7_1_GPIO = 0, /* GPIO controls 'out' */
P7_1_AMUXA = 4, /* Analog mux bus A */
P7_1_AMUXB = 5, /* Analog mux bus B */
P7_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P7_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P7_1_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:2 */
P7_1_TCPWM0_LINE_COMPL262 = 9, /* Digital Active - tcpwm[0].line_compl[262]:1 */
P7_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:31 */
P7_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:31 */
P7_1_LCD_COM29 = 12, /* Digital Deep Sleep - lcd.com[29]:0 */
P7_1_LCD_SEG29 = 13, /* Digital Deep Sleep - lcd.seg[29]:0 */
P7_1_SCB4_UART_TX = 18, /* Digital Active - scb[4].uart_tx:0 */
P7_1_SCB4_I2C_SDA = 19, /* Digital Active - scb[4].i2c_sda:0 */
P7_1_SCB4_SPI_MISO = 20, /* Digital Active - scb[4].spi_miso:0 */
P7_1_TCPWM0_TR_ONE_CNT_IN259 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[259]:2 */
P7_1_PERI_TR_IO_INPUT15 = 24, /* Digital Active - peri.tr_io_input[15]:0 */
/* P7.2 */
P7_2_GPIO = 0, /* GPIO controls 'out' */
P7_2_AMUXA = 4, /* Analog mux bus A */
P7_2_AMUXB = 5, /* Analog mux bus B */
P7_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P7_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P7_2_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:3 */
P7_2_TCPWM0_LINE263 = 9, /* Digital Active - tcpwm[0].line[263]:1 */
P7_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:32 */
P7_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:32 */
P7_2_LCD_COM30 = 12, /* Digital Deep Sleep - lcd.com[30]:0 */
P7_2_LCD_SEG30 = 13, /* Digital Deep Sleep - lcd.seg[30]:0 */
P7_2_SCB4_UART_RTS = 18, /* Digital Active - scb[4].uart_rts:0 */
P7_2_SCB4_SPI_CLK = 20, /* Digital Active - scb[4].spi_clk:0 */
P7_2_TCPWM0_TR_ONE_CNT_IN260 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[260]:2 */
/* P7.3 */
P7_3_GPIO = 0, /* GPIO controls 'out' */
P7_3_AMUXA = 4, /* Analog mux bus A */
P7_3_AMUXB = 5, /* Analog mux bus B */
P7_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P7_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P7_3_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:3 */
P7_3_TCPWM0_LINE_COMPL263 = 9, /* Digital Active - tcpwm[0].line_compl[263]:1 */
P7_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:33 */
P7_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:33 */
P7_3_LCD_COM31 = 12, /* Digital Deep Sleep - lcd.com[31]:0 */
P7_3_LCD_SEG31 = 13, /* Digital Deep Sleep - lcd.seg[31]:0 */
P7_3_SCB4_UART_CTS = 18, /* Digital Active - scb[4].uart_cts:0 */
P7_3_SCB4_SPI_SELECT0 = 20, /* Digital Active - scb[4].spi_select0:0 */
P7_3_TCPWM0_TR_ONE_CNT_IN261 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[261]:2 */
/* P7.7 */
P7_7_GPIO = 0, /* GPIO controls 'out' */
P7_7_AMUXA = 4, /* Analog mux bus A */
P7_7_AMUXB = 5, /* Analog mux bus B */
P7_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P7_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P7_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:36 */
P7_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:36 */
P7_7_LCD_COM35 = 12, /* Digital Deep Sleep - lcd.com[35]:0 */
P7_7_LCD_SEG35 = 13, /* Digital Deep Sleep - lcd.seg[35]:0 */
P7_7_CPUSS_CLK_FM_PUMP = 21, /* Digital Active - cpuss.clk_fm_pump */
P7_7_TCPWM0_TR_ONE_CNT_IN0 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[0]:3 */
/* P8.0 */
P8_0_GPIO = 0, /* GPIO controls 'out' */
P8_0_AMUXA = 4, /* Analog mux bus A */
P8_0_AMUXB = 5, /* Analog mux bus B */
P8_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P8_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P8_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:3 */
P8_0_TCPWM0_LINE258 = 9, /* Digital Active - tcpwm[0].line[258]:1 */
P8_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:37 */
P8_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:37 */
P8_0_LCD_COM36 = 12, /* Digital Deep Sleep - lcd.com[36]:0 */
P8_0_LCD_SEG36 = 13, /* Digital Deep Sleep - lcd.seg[36]:0 */
P8_0_SCB4_UART_RX = 18, /* Digital Active - scb[4].uart_rx:1 */
P8_0_SCB4_I2C_SCL = 19, /* Digital Active - scb[4].i2c_scl:1 */
P8_0_SCB4_SPI_MOSI = 20, /* Digital Active - scb[4].spi_mosi:1 */
P8_0_TCPWM0_TR_ONE_CNT_IN1 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[1]:3 */
P8_0_PERI_TR_IO_INPUT16 = 24, /* Digital Active - peri.tr_io_input[16]:0 */
/* P8.1 */
P8_1_GPIO = 0, /* GPIO controls 'out' */
P8_1_AMUXA = 4, /* Analog mux bus A */
P8_1_AMUXB = 5, /* Analog mux bus B */
P8_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P8_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P8_1_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:3 */
P8_1_TCPWM0_LINE_COMPL258 = 9, /* Digital Active - tcpwm[0].line_compl[258]:1 */
P8_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:38 */
P8_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:38 */
P8_1_LCD_COM37 = 12, /* Digital Deep Sleep - lcd.com[37]:0 */
P8_1_LCD_SEG37 = 13, /* Digital Deep Sleep - lcd.seg[37]:0 */
P8_1_SCB4_UART_TX = 18, /* Digital Active - scb[4].uart_tx:1 */
P8_1_SCB4_I2C_SDA = 19, /* Digital Active - scb[4].i2c_sda:1 */
P8_1_SCB4_SPI_MISO = 20, /* Digital Active - scb[4].spi_miso:1 */
P8_1_TCPWM0_TR_ONE_CNT_IN2 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[2]:3 */
P8_1_PERI_TR_IO_INPUT17 = 24, /* Digital Active - peri.tr_io_input[17]:0 */
/* P9.0 */
P9_0_GPIO = 0, /* GPIO controls 'out' */
P9_0_AMUXA = 4, /* Analog mux bus A */
P9_0_AMUXB = 5, /* Analog mux bus B */
P9_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P9_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P9_0_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:4 */
P9_0_TCPWM0_LINE260 = 9, /* Digital Active - tcpwm[0].line[260]:2 */
P9_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:39 */
P9_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:39 */
P9_0_LCD_COM40 = 12, /* Digital Deep Sleep - lcd.com[40]:0 */
P9_0_LCD_SEG40 = 13, /* Digital Deep Sleep - lcd.seg[40]:0 */
P9_0_SCB2_UART_RX = 18, /* Digital Active - scb[2].uart_rx:0 */
P9_0_SCB2_I2C_SCL = 19, /* Digital Active - scb[2].i2c_scl:0 */
P9_0_SCB2_SPI_MOSI = 20, /* Digital Active - scb[2].spi_mosi:0 */
P9_0_TCPWM0_TR_ONE_CNT_IN3 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[3]:3 */
P9_0_PERI_TR_IO_INPUT18 = 24, /* Digital Active - peri.tr_io_input[18]:0 */
P9_0_CPUSS_TRACE_DATA3 = 27, /* Digital Active - cpuss.trace_data[3]:1 */
/* P9.1 */
P9_1_GPIO = 0, /* GPIO controls 'out' */
P9_1_AMUXA = 4, /* Analog mux bus A */
P9_1_AMUXB = 5, /* Analog mux bus B */
P9_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P9_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P9_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:4 */
P9_1_TCPWM0_LINE_COMPL260 = 9, /* Digital Active - tcpwm[0].line_compl[260]:2 */
P9_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:40 */
P9_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:40 */
P9_1_LCD_COM41 = 12, /* Digital Deep Sleep - lcd.com[41]:0 */
P9_1_LCD_SEG41 = 13, /* Digital Deep Sleep - lcd.seg[41]:0 */
P9_1_SCB2_UART_TX = 18, /* Digital Active - scb[2].uart_tx:0 */
P9_1_SCB2_I2C_SDA = 19, /* Digital Active - scb[2].i2c_sda:0 */
P9_1_SCB2_SPI_MISO = 20, /* Digital Active - scb[2].spi_miso:0 */
P9_1_TCPWM0_TR_ONE_CNT_IN256 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[256]:3 */
P9_1_PERI_TR_IO_INPUT19 = 24, /* Digital Active - peri.tr_io_input[19]:0 */
P9_1_CPUSS_TRACE_DATA2 = 27, /* Digital Active - cpuss.trace_data[2]:1 */
P9_1_SRSS_DDFT_PIN_IN0 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[0]:1 */
/* P9.2 */
P9_2_GPIO = 0, /* GPIO controls 'out' */
P9_2_AMUXA = 4, /* Analog mux bus A */
P9_2_AMUXB = 5, /* Analog mux bus B */
P9_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P9_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P9_2_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:4 */
P9_2_TCPWM0_LINE261 = 9, /* Digital Active - tcpwm[0].line[261]:2 */
P9_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:41 */
P9_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:41 */
P9_2_LCD_COM42 = 12, /* Digital Deep Sleep - lcd.com[42]:0 */
P9_2_LCD_SEG42 = 13, /* Digital Deep Sleep - lcd.seg[42]:0 */
P9_2_SCB2_UART_RTS = 18, /* Digital Active - scb[2].uart_rts:0 */
P9_2_SCB2_SPI_CLK = 20, /* Digital Active - scb[2].spi_clk:0 */
P9_2_PASS_DSI_CTB_CMP0 = 22, /* Digital Active - pass.dsi_ctb_cmp0:1 */
P9_2_TCPWM0_TR_ONE_CNT_IN257 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[257]:3 */
P9_2_CPUSS_TRACE_DATA1 = 27, /* Digital Active - cpuss.trace_data[1]:1 */
/* P9.3 */
P9_3_GPIO = 0, /* GPIO controls 'out' */
P9_3_AMUXA = 4, /* Analog mux bus A */
P9_3_AMUXB = 5, /* Analog mux bus B */
P9_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P9_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P9_3_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:4 */
P9_3_TCPWM0_LINE_COMPL261 = 9, /* Digital Active - tcpwm[0].line_compl[261]:3 */
P9_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:42 */
P9_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:42 */
P9_3_LCD_COM43 = 12, /* Digital Deep Sleep - lcd.com[43]:0 */
P9_3_LCD_SEG43 = 13, /* Digital Deep Sleep - lcd.seg[43]:0 */
P9_3_SCB2_UART_CTS = 18, /* Digital Active - scb[2].uart_cts:0 */
P9_3_SCB2_SPI_SELECT0 = 20, /* Digital Active - scb[2].spi_select0:0 */
P9_3_PASS_DSI_CTB_CMP1 = 22, /* Digital Active - pass.dsi_ctb_cmp1:1 */
P9_3_TCPWM0_TR_ONE_CNT_IN258 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[258]:3 */
P9_3_CPUSS_TRACE_DATA0 = 27, /* Digital Active - cpuss.trace_data[0]:1 */
P9_3_SRSS_DDFT_PIN_IN1 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[1]:1 */
/* P10.0 */
P10_0_GPIO = 0, /* GPIO controls 'out' */
P10_0_AMUXA = 4, /* Analog mux bus A */
P10_0_AMUXB = 5, /* Analog mux bus B */
P10_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:4 */
P10_0_TCPWM0_LINE262 = 9, /* Digital Active - tcpwm[0].line[262]:2 */
P10_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:45 */
P10_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:45 */
P10_0_LCD_COM44 = 12, /* Digital Deep Sleep - lcd.com[44]:0 */
P10_0_LCD_SEG44 = 13, /* Digital Deep Sleep - lcd.seg[44]:0 */
P10_0_SCB1_UART_RX = 18, /* Digital Active - scb[1].uart_rx:0 */
P10_0_SCB1_I2C_SCL = 19, /* Digital Active - scb[1].i2c_scl:0 */
P10_0_SCB1_SPI_MOSI = 20, /* Digital Active - scb[1].spi_mosi:0 */
P10_0_TCPWM0_TR_ONE_CNT_IN261 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[261]:3 */
P10_0_PERI_TR_IO_INPUT20 = 24, /* Digital Active - peri.tr_io_input[20]:0 */
P10_0_CPUSS_TRACE_DATA3 = 27, /* Digital Active - cpuss.trace_data[3]:0 */
/* P10.1 */
P10_1_GPIO = 0, /* GPIO controls 'out' */
P10_1_AMUXA = 4, /* Analog mux bus A */
P10_1_AMUXB = 5, /* Analog mux bus B */
P10_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_1_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:4 */
P10_1_TCPWM0_LINE_COMPL262 = 9, /* Digital Active - tcpwm[0].line_compl[262]:2 */
P10_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:46 */
P10_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:46 */
P10_1_LCD_COM45 = 12, /* Digital Deep Sleep - lcd.com[45]:0 */
P10_1_LCD_SEG45 = 13, /* Digital Deep Sleep - lcd.seg[45]:0 */
P10_1_SCB1_UART_TX = 18, /* Digital Active - scb[1].uart_tx:0 */
P10_1_SCB1_I2C_SDA = 19, /* Digital Active - scb[1].i2c_sda:0 */
P10_1_SCB1_SPI_MISO = 20, /* Digital Active - scb[1].spi_miso:0 */
P10_1_TCPWM0_TR_ONE_CNT_IN262 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[262]:3 */
P10_1_PERI_TR_IO_INPUT21 = 24, /* Digital Active - peri.tr_io_input[21]:0 */
P10_1_CPUSS_TRACE_DATA2 = 27, /* Digital Active - cpuss.trace_data[2]:0 */
/* P10.2 */
P10_2_GPIO = 0, /* GPIO controls 'out' */
P10_2_AMUXA = 4, /* Analog mux bus A */
P10_2_AMUXB = 5, /* Analog mux bus B */
P10_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_2_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:4 */
P10_2_TCPWM0_LINE263 = 9, /* Digital Active - tcpwm[0].line[263]:2 */
P10_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:47 */
P10_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:47 */
P10_2_LCD_COM46 = 12, /* Digital Deep Sleep - lcd.com[46]:0 */
P10_2_LCD_SEG46 = 13, /* Digital Deep Sleep - lcd.seg[46]:0 */
P10_2_SCB1_UART_RTS = 18, /* Digital Active - scb[1].uart_rts:0 */
P10_2_SCB1_SPI_CLK = 20, /* Digital Active - scb[1].spi_clk:0 */
P10_2_TCPWM0_TR_ONE_CNT_IN263 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[263]:3 */
P10_2_CPUSS_TRACE_DATA1 = 27, /* Digital Active - cpuss.trace_data[1]:0 */
/* P10.3 */
P10_3_GPIO = 0, /* GPIO controls 'out' */
P10_3_AMUXA = 4, /* Analog mux bus A */
P10_3_AMUXB = 5, /* Analog mux bus B */
P10_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_3_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:4 */
P10_3_TCPWM0_LINE_COMPL263 = 9, /* Digital Active - tcpwm[0].line_compl[263]:2 */
P10_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:48 */
P10_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:48 */
P10_3_LCD_COM47 = 12, /* Digital Deep Sleep - lcd.com[47]:0 */
P10_3_LCD_SEG47 = 13, /* Digital Deep Sleep - lcd.seg[47]:0 */
P10_3_SCB1_UART_CTS = 18, /* Digital Active - scb[1].uart_cts:0 */
P10_3_SCB1_SPI_SELECT0 = 20, /* Digital Active - scb[1].spi_select0:0 */
P10_3_TCPWM0_TR_ONE_CNT_IN0 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[0]:4 */
P10_3_CPUSS_TRACE_DATA0 = 27, /* Digital Active - cpuss.trace_data[0]:0 */
/* P10.4 */
P10_4_GPIO = 0, /* GPIO controls 'out' */
P10_4_AMUXA = 4, /* Analog mux bus A */
P10_4_AMUXB = 5, /* Analog mux bus B */
P10_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_4_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:5 */
P10_4_TCPWM0_LINE256 = 9, /* Digital Active - tcpwm[0].line[256]:2 */
P10_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:49 */
P10_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:49 */
P10_4_LCD_COM48 = 12, /* Digital Deep Sleep - lcd.com[48]:0 */
P10_4_LCD_SEG48 = 13, /* Digital Deep Sleep - lcd.seg[48]:0 */
P10_4_SCB1_SPI_SELECT1 = 20, /* Digital Active - scb[1].spi_select1:0 */
P10_4_TCPWM0_TR_ONE_CNT_IN1 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[1]:4 */
/* P10.5 */
P10_5_GPIO = 0, /* GPIO controls 'out' */
P10_5_AMUXA = 4, /* Analog mux bus A */
P10_5_AMUXB = 5, /* Analog mux bus B */
P10_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_5_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:5 */
P10_5_TCPWM0_LINE_COMPL256 = 9, /* Digital Active - tcpwm[0].line_compl[256]:2 */
P10_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:50 */
P10_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:50 */
P10_5_LCD_COM49 = 12, /* Digital Deep Sleep - lcd.com[49]:0 */
P10_5_LCD_SEG49 = 13, /* Digital Deep Sleep - lcd.seg[49]:0 */
P10_5_SCB1_SPI_SELECT2 = 20, /* Digital Active - scb[1].spi_select2:0 */
P10_5_TCPWM0_TR_ONE_CNT_IN2 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[2]:4 */
/* P10.6 */
P10_6_GPIO = 0, /* GPIO controls 'out' */
P10_6_AMUXA = 4, /* Analog mux bus A */
P10_6_AMUXB = 5, /* Analog mux bus B */
P10_6_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_6_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_6_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:5 */
P10_6_TCPWM0_LINE257 = 9, /* Digital Active - tcpwm[0].line[257]:2 */
P10_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:51 */
P10_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:51 */
P10_6_LCD_COM50 = 12, /* Digital Deep Sleep - lcd.com[50]:0 */
P10_6_LCD_SEG50 = 13, /* Digital Deep Sleep - lcd.seg[50]:0 */
P10_6_SCB1_SPI_SELECT3 = 20, /* Digital Active - scb[1].spi_select3:0 */
P10_6_TCPWM0_TR_ONE_CNT_IN3 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[3]:4 */
P10_6_PERI_TR_IO_INPUT22 = 24, /* Digital Active - peri.tr_io_input[22]:0 */
/* P10.7 */
P10_7_GPIO = 0, /* GPIO controls 'out' */
P10_7_AMUXA = 4, /* Analog mux bus A */
P10_7_AMUXB = 5, /* Analog mux bus B */
P10_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
P10_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
P10_7_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:5 */
P10_7_TCPWM0_LINE_COMPL257 = 9, /* Digital Active - tcpwm[0].line_compl[257]:2 */
P10_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:52 */
P10_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:52 */
P10_7_LCD_COM51 = 12, /* Digital Deep Sleep - lcd.com[51]:0 */
P10_7_LCD_SEG51 = 13, /* Digital Deep Sleep - lcd.seg[51]:0 */
P10_7_SMIF_SPI_SELECT2 = 17, /* Digital Active - smif.spi_select2 */
P10_7_TCPWM0_TR_ONE_CNT_IN256 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[256]:4 */
P10_7_PERI_TR_IO_INPUT23 = 24, /* Digital Active - peri.tr_io_input[23]:0 */
/* P11.2 */
P11_2_GPIO = 0, /* GPIO controls 'out' */
P11_2_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:5 */
P11_2_TCPWM0_LINE259 = 9, /* Digital Active - tcpwm[0].line[259]:2 */
P11_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:54 */
P11_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:54 */
P11_2_LCD_COM54 = 12, /* Digital Deep Sleep - lcd.com[54]:0 */
P11_2_LCD_SEG54 = 13, /* Digital Deep Sleep - lcd.seg[54]:0 */
P11_2_SMIF_SPI_SELECT0 = 17, /* Digital Active - smif.spi_select0 */
P11_2_SCB5_UART_RTS = 18, /* Digital Active - scb[5].uart_rts:0 */
P11_2_SCB5_SPI_CLK = 20, /* Digital Active - scb[5].spi_clk:0 */
P11_2_TCPWM0_TR_ONE_CNT_IN258 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[258]:4 */
/* P11.3 */
P11_3_GPIO = 0, /* GPIO controls 'out' */
P11_3_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:5 */
P11_3_TCPWM0_LINE_COMPL259 = 9, /* Digital Active - tcpwm[0].line_compl[259]:2 */
P11_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:55 */
P11_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:55 */
P11_3_LCD_COM55 = 12, /* Digital Deep Sleep - lcd.com[55]:0 */
P11_3_LCD_SEG55 = 13, /* Digital Deep Sleep - lcd.seg[55]:0 */
P11_3_SMIF_SPI_DATA3 = 17, /* Digital Active - smif.spi_data3 */
P11_3_SCB5_UART_CTS = 18, /* Digital Active - scb[5].uart_cts:0 */
P11_3_SCB5_SPI_SELECT0 = 20, /* Digital Active - scb[5].spi_select0:0 */
P11_3_TCPWM0_TR_ONE_CNT_IN259 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[259]:4 */
P11_3_PERI_TR_IO_OUTPUT0 = 25, /* Digital Active - peri.tr_io_output[0]:0 */
/* P11.4 */
P11_4_GPIO = 0, /* GPIO controls 'out' */
P11_4_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:6 */
P11_4_TCPWM0_LINE260 = 9, /* Digital Active - tcpwm[0].line[260]:3 */
P11_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:56 */
P11_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:56 */
P11_4_LCD_COM56 = 12, /* Digital Deep Sleep - lcd.com[56]:0 */
P11_4_LCD_SEG56 = 13, /* Digital Deep Sleep - lcd.seg[56]:0 */
P11_4_SMIF_SPI_DATA2 = 17, /* Digital Active - smif.spi_data2 */
P11_4_SCB5_SPI_SELECT1 = 20, /* Digital Active - scb[5].spi_select1:0 */
P11_4_TCPWM0_TR_ONE_CNT_IN260 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[260]:4 */
P11_4_PERI_TR_IO_OUTPUT1 = 25, /* Digital Active - peri.tr_io_output[1]:0 */
/* P11.5 */
P11_5_GPIO = 0, /* GPIO controls 'out' */
P11_5_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:6 */
P11_5_TCPWM0_LINE_COMPL260 = 9, /* Digital Active - tcpwm[0].line_compl[260]:3 */
P11_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:57 */
P11_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:57 */
P11_5_LCD_COM57 = 12, /* Digital Deep Sleep - lcd.com[57]:0 */
P11_5_LCD_SEG57 = 13, /* Digital Deep Sleep - lcd.seg[57]:0 */
P11_5_SMIF_SPI_DATA1 = 17, /* Digital Active - smif.spi_data1 */
P11_5_SCB5_SPI_SELECT2 = 20, /* Digital Active - scb[5].spi_select2:0 */
P11_5_TCPWM0_TR_ONE_CNT_IN261 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[261]:4 */
/* P11.6 */
P11_6_GPIO = 0, /* GPIO controls 'out' */
P11_6_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:6 */
P11_6_TCPWM0_LINE261 = 9, /* Digital Active - tcpwm[0].line[261]:3 */
P11_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:58 */
P11_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:58 */
P11_6_LCD_COM58 = 12, /* Digital Deep Sleep - lcd.com[58]:0 */
P11_6_LCD_SEG58 = 13, /* Digital Deep Sleep - lcd.seg[58]:0 */
P11_6_SMIF_SPI_DATA0 = 17, /* Digital Active - smif.spi_data0 */
P11_6_SCB5_SPI_SELECT3 = 20, /* Digital Active - scb[5].spi_select3:0 */
P11_6_TCPWM0_TR_ONE_CNT_IN262 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[262]:4 */
/* P11.7 */
P11_7_GPIO = 0, /* GPIO controls 'out' */
P11_7_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:6 */
P11_7_TCPWM0_LINE_COMPL261 = 9, /* Digital Active - tcpwm[0].line_compl[261]:2 */
P11_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:59 */
P11_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:59 */
P11_7_LCD_COM59 = 12, /* Digital Deep Sleep - lcd.com[59]:0 */
P11_7_LCD_SEG59 = 13, /* Digital Deep Sleep - lcd.seg[59]:0 */
P11_7_SMIF_SPI_CLK = 17, /* Digital Active - smif.spi_clk */
P11_7_TCPWM0_TR_ONE_CNT_IN263 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[263]:4 */
/* P12.6 */
P12_6_GPIO = 0, /* GPIO controls 'out' */
P12_6_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:6 */
P12_6_TCPWM0_LINE263 = 9, /* Digital Active - tcpwm[0].line[263]:3 */
P12_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:60 */
P12_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:60 */
P12_6_LCD_COM2 = 12, /* Digital Deep Sleep - lcd.com[2]:1 */
P12_6_LCD_SEG2 = 13, /* Digital Deep Sleep - lcd.seg[2]:1 */
P12_6_TCPWM0_TR_ONE_CNT_IN0 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[0]:5 */
/* P12.7 */
P12_7_GPIO = 0, /* GPIO controls 'out' */
P12_7_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:6 */
P12_7_TCPWM0_LINE_COMPL263 = 9, /* Digital Active - tcpwm[0].line_compl[263]:3 */
P12_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:61 */
P12_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:61 */
P12_7_LCD_COM3 = 12, /* Digital Deep Sleep - lcd.com[3]:1 */
P12_7_LCD_SEG3 = 13, /* Digital Deep Sleep - lcd.seg[3]:1 */
P12_7_TCPWM0_TR_ONE_CNT_IN1 = 23, /* Digital Active - tcpwm[0].tr_one_cnt_in[1]:5 */
/* USBDP */
USBDP_GPIO = 0, /* GPIO controls 'out' */
/* USBDM */
USBDM_GPIO = 0 /* GPIO controls 'out' */
} en_hsiom_sel_t;
#endif /* _GPIO_PSOC6_04_68_QFN_H_ */
/* [] END OF FILE */