/* * Copyright (c) 2019, Intel Corporation. All rights reserved. * * SPDX-License-Identifier: BSD-3-Clause */ #include <common/debug.h> #include <errno.h> #include <lib/mmio.h> #include "agilex_reset_manager.h" #include "agilex_system_manager.h" #include "socfpga_mailbox.h" void deassert_peripheral_reset(void) { mmio_clrbits_32(AGX_RSTMGR_PER1MODRST, AGX_RSTMGR_PER1MODRST_WATCHDOG0 | AGX_RSTMGR_PER1MODRST_WATCHDOG1 | AGX_RSTMGR_PER1MODRST_WATCHDOG2 | AGX_RSTMGR_PER1MODRST_WATCHDOG3 | AGX_RSTMGR_PER1MODRST_L4SYSTIMER0 | AGX_RSTMGR_PER1MODRST_L4SYSTIMER1 | AGX_RSTMGR_PER1MODRST_SPTIMER0 | AGX_RSTMGR_PER1MODRST_SPTIMER1 | AGX_RSTMGR_PER1MODRST_I2C0 | AGX_RSTMGR_PER1MODRST_I2C1 | AGX_RSTMGR_PER1MODRST_I2C2 | AGX_RSTMGR_PER1MODRST_I2C3 | AGX_RSTMGR_PER1MODRST_I2C4 | AGX_RSTMGR_PER1MODRST_UART0 | AGX_RSTMGR_PER1MODRST_UART1 | AGX_RSTMGR_PER1MODRST_GPIO0 | AGX_RSTMGR_PER1MODRST_GPIO1); mmio_clrbits_32(AGX_RSTMGR_PER0MODRST, AGX_RSTMGR_PER0MODRST_EMAC0OCP | AGX_RSTMGR_PER0MODRST_EMAC1OCP | AGX_RSTMGR_PER0MODRST_EMAC2OCP | AGX_RSTMGR_PER0MODRST_USB0OCP | AGX_RSTMGR_PER0MODRST_USB1OCP | AGX_RSTMGR_PER0MODRST_NANDOCP | AGX_RSTMGR_PER0MODRST_SDMMCOCP | AGX_RSTMGR_PER0MODRST_DMAOCP); mmio_clrbits_32(AGX_RSTMGR_PER0MODRST, AGX_RSTMGR_PER0MODRST_EMAC0 | AGX_RSTMGR_PER0MODRST_EMAC1 | AGX_RSTMGR_PER0MODRST_EMAC2 | AGX_RSTMGR_PER0MODRST_USB0 | AGX_RSTMGR_PER0MODRST_USB1 | AGX_RSTMGR_PER0MODRST_NAND | AGX_RSTMGR_PER0MODRST_SDMMC | AGX_RSTMGR_PER0MODRST_DMA | AGX_RSTMGR_PER0MODRST_SPIM0 | AGX_RSTMGR_PER0MODRST_SPIM1 | AGX_RSTMGR_PER0MODRST_SPIS0 | AGX_RSTMGR_PER0MODRST_SPIS1 | AGX_RSTMGR_PER0MODRST_EMACPTP | AGX_RSTMGR_PER0MODRST_DMAIF0 | AGX_RSTMGR_PER0MODRST_DMAIF1 | AGX_RSTMGR_PER0MODRST_DMAIF2 | AGX_RSTMGR_PER0MODRST_DMAIF3 | AGX_RSTMGR_PER0MODRST_DMAIF4 | AGX_RSTMGR_PER0MODRST_DMAIF5 | AGX_RSTMGR_PER0MODRST_DMAIF6 | AGX_RSTMGR_PER0MODRST_DMAIF7); mmio_clrbits_32(AGX_RSTMGR_BRGMODRST, AGX_RSTMGR_BRGMODRST_MPFE); } void config_hps_hs_before_warm_reset(void) { uint32_t or_mask = 0; or_mask |= AGX_RSTMGR_HDSKEN_SDRSELFREFEN; or_mask |= AGX_RSTMGR_HDSKEN_FPGAHSEN; or_mask |= AGX_RSTMGR_HDSKEN_ETRSTALLEN; or_mask |= AGX_RSTMGR_HDSKEN_L2FLUSHEN; or_mask |= AGX_RSTMGR_HDSKEN_L3NOC_DBG; or_mask |= AGX_RSTMGR_HDSKEN_DEBUG_L3NOC; mmio_setbits_32(AGX_RSTMGR_HDSKEN, or_mask); } static int poll_idle_status(uint32_t addr, uint32_t mask, uint32_t match) { int time_out = 1000; while (time_out--) { if ((mmio_read_32(addr) & mask) == match) { return 0; } } return -ETIMEDOUT; } int socfpga_bridges_enable(void) { uint32_t status, poll_addr; status = intel_mailbox_get_config_status(MBOX_CONFIG_STATUS); if (!status) { /* Clear idle request */ mmio_setbits_32(AGX_SYSMGR_CORE(SYSMGR_NOC_IDLEREQ_CLR), ~0); /* De-assert all bridges */ mmio_clrbits_32(AGX_RSTMGR_BRGMODRST, ~0); /* Wait until idle ack becomes 0 */ poll_addr = AGX_SYSMGR_CORE(SYSMGR_NOC_IDLEACK); return poll_idle_status(poll_addr, IDLE_DATA_MASK, 0); } return status; } int socfpga_bridges_disable(void) { uint32_t poll_addr; /* Set idle request */ mmio_write_32(AGX_SYSMGR_CORE(SYSMGR_NOC_IDLEREQ_SET), ~0); /* Enable NOC timeout */ mmio_setbits_32(SYSMGR_NOC_TIMEOUT, 1); /* Wait until each idle ack bit toggle to 1 */ poll_addr = AGX_SYSMGR_CORE(SYSMGR_NOC_IDLEACK); if (poll_idle_status(poll_addr, IDLE_DATA_MASK, IDLE_DATA_MASK)) return -ETIMEDOUT; /* Wait until each idle status bit toggle to 1 */ poll_addr = AGX_SYSMGR_CORE(SYSMGR_NOC_IDLESTATUS); if (poll_idle_status(poll_addr, IDLE_DATA_MASK, IDLE_DATA_MASK)) return -ETIMEDOUT; /* Assert all bridges */ mmio_setbits_32(AGX_RSTMGR_BRGMODRST, ~(AGX_RSTMGR_BRGMODRST_MPFE | AGX_RSTMGR_BRGMODRST_FPGA2SOC)); /* Disable NOC timeout */ mmio_clrbits_32(AGX_SYSMGR_CORE(SYSMGR_NOC_TIMEOUT), 1); return 0; }