Cortex-A57: Implement workaround for erratum 859972
Erratum 855972 applies to revision r1p3 or earlier Cortex-A57 CPUs. The recommended workaround is to disable instruction prefetch. Change-Id: I56eeac0b753eb1432bd940083372ad6f7e93b16a Signed-off-by: Eleanor Bonnici <Eleanor.bonnici@arm.com> Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com> |
---|
|
docs/cpu-specific-build-macros.rst |
---|
include/lib/cpus/aarch32/cortex_a57.h |
---|
include/lib/cpus/aarch64/cortex_a57.h |
---|
lib/cpus/aarch32/cortex_a57.S |
---|
lib/cpus/aarch64/cortex_a57.S |
---|
lib/cpus/cpu-ops.mk |
---|