Tegra: memctrl_v2: implement MC txn override WAR
This patch sets the Memory Controller's TXN_OVERRIDE registers for most write clients to CGID_ADR. This ensures ordering is maintained. In some cases WAW ordering problems could occur. There are different settings for Tegra version A01 v A02. Original changes by Alex Waterman <alexw@nvidia.com> Change-Id: I82ea02afa43a24250ed56985757b83e78e71178c Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> |
---|
|
plat/nvidia/tegra/common/drivers/memctrl/memctrl_v2.c |
---|
plat/nvidia/tegra/include/drivers/memctrl_v2.h |
---|
plat/nvidia/tegra/include/t186/tegra_def.h |
---|