2016-04-27 |
Remove support for legacy VE memory map in FVP
...
This patch removes support for legacy Versatile Express memory map for the
GIC peripheral in the FVP platform. The user guide is also updated for the
same.
Change-Id: Ib8cfb819083aca359e5b46b5757cb56cb0ea6533
Soby Mathew
committed
on 27 Apr 2016
|
2016-04-26 |
Merge pull request #605 from yatharth-arm/yk/sys_counter_fix
...
Conditionally compile `plat_get_syscnt_freq()` in ARM standard platforms
danh-arm
committed
on 26 Apr 2016
|
Conditionally compile `plat_get_syscnt_freq()` in ARM standard platforms
...
This patch puts the definition of `plat_get_syscnt_freq()`
under `#ifdef ARM_SYS_CNTCTL_BASE` in arm_common.c file.
This is the fix for compilation error introduced by commit-id
`749ade4`, for platforms that use arm_common.c but do not
provide a memory mapped interface to the generic counter.
Fixes ARM-software/tf-issues#395
Change-Id: I2f2b10bd9500fa15308541ccb15829306a76a745
Yatharth Kochar
committed
on 26 Apr 2016
|
2016-04-25 |
Merge pull request #604 from sandrine-bailleux-arm/sb/validate-psci_cpu_on_start-args
...
Validate psci_cpu_on_start() arguments
danh-arm
committed
on 25 Apr 2016
|
Merge pull request #602 from rockchip-linux/fixes-for-coreboot_v1
...
rockchip: fixes for the required
danh-arm
committed
on 25 Apr 2016
|
Merge pull request #603 from yatharth-arm/yk/sys_counter
...
Move `plat_get_syscnt_freq()` to arm_common.c
danh-arm
committed
on 25 Apr 2016
|
Remove unused argument in psci_cpu_on_start()
...
The "end power level" value passed as the 3rd argument to the
psci_cpu_on_start() function is not used so this patch removes it.
Change-Id: Icaa68b8c4ecd94507287970455fbff354faaa41e
Sandrine Bailleux
committed
on 25 Apr 2016
|
Validate psci_cpu_on_start() arguments
...
This patch introduces some debug assertions in the function
psci_cpu_on_start() to check the arguments it receives are
valid.
Change-Id: If4d23c9f668fb46f2d18c5e2ed1929498cc6736b
Sandrine Bailleux
committed
on 25 Apr 2016
|
rockchip: fixes for the required
...
This patch has the following change for rk3399.
* Set the uart to 115200 since the loader decide to set
uart baud to 115200Hz. So the ATF also should set uart baud to 115200.
* We need ensure the bl31 base is greater than 4KB since there are have
the shared mem for coreboot.(Note: the previous vesion was tested with uboot)
Otherwise, we will happen the exception crash since the ddr area won't
to work from the shared ram address in some cases.
For example, the exception crash:
CBFS: Found @ offset 19c80 size 24074
exception _sync_sp_el0
ELR = 0x0000000000008000
ESR = 0x0000000002000000
SPSR = 0x600003cc
FAR = 0xffffffff00000000
SP = 0x00000000ff8ed230
...
X29 = 0x00000000ff8c1fc0
X30 = 0x000000000030e3b0
exception death
Change-Id: I8bc557c6bcaf6804d2a313b38667d3e2517881d7
Signed-off-by: Caesar Wang <wxt@rock-chips.com>
Caesar Wang
committed
on 25 Apr 2016
|
2016-04-22 |
Merge pull request #601 from sandrine-bailleux-arm/sb/a57-errata-workarounds
...
Cortex-A57 errata workarounds
danh-arm
committed
on 22 Apr 2016
|
Merge pull request #598 from antonio-nino-diaz-arm/an/xlat-overlap
...
Limit support for region overlaps in xlat_tables
danh-arm
committed
on 22 Apr 2016
|
2016-04-21 |
Move `plat_get_syscnt_freq()` to arm_common.c
...
This patch moves the definition for `plat_get_syscnt_freq()`
from arm_bl31_setup.c to arm_common.c. This could be useful
in case a delay timer needs to be installed based on the
generic timer in other BLs.
This patch also modifies the return type for this function
from `uint64_t` to `unsigned long long` within ARM and other
platform files.
Change-Id: Iccdfa811948e660d4fdcaae60ad1d700e4eda80d
Yatharth Kochar
committed
on 21 Apr 2016
|
Doc: Add links to the A53/A57 Errata Notice documents
...
This patch adds links to the Cortex-A53 and Cortex-A57 MPCores
Software Developers Errata Notice documents in the ARM CPU Specific
Build Macros document.
Change-Id: I0aa26d7f373026097ed012a02bc61ee2c5b9d6fc
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 833471 workaround
...
Change-Id: I86ac81ffd7cd094ce68c4cceb01c16563671a063
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 826977 workaround
...
Change-Id: Icaacd19c4cef9c10d02adcc2f84a4d7c97d4bcfa
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 829520 workaround
...
Change-Id: Ia2ce8aa752efb090cfc734c1895c8f2539e82439
Sandrine Bailleux
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 828024 workaround
...
Change-Id: I632a8c5bb517ff89c69268e865be33101059be7d
Sandrine Bailleux
committed
on 21 Apr 2016
|
Merge pull request #594 from jcastillo-arm/jc/user-guide
...
Update User Guide and move up to Linaro 16.02
danh-arm
committed
on 21 Apr 2016
|
Add support for Cortex-A57 erratum 826974 workaround
...
Change-Id: I45641551474f4c58c638aff8c42c0ab9a8ec78b4
Sandrine Bailleux
committed
on 21 Apr 2016
|
Fix wording in cpu-ops.mk comments
...
The CPU errata build flags don't enable errata, they enable errata
workarounds.
Change-Id: Ica65689d1205fc54eee9081a73442144b973400f
Sandrine Bailleux
committed
on 21 Apr 2016
|
2016-04-18 |
Merge pull request #595 from sandrine-bailleux-arm/sb/unoptimised-build
...
Add support for unoptimised (-O0) build
danh-arm
committed
on 18 Apr 2016
|
2016-04-15 |
Limit support for region overlaps in xlat_tables
...
The only case in which regions can now overlap is if they are
identity mapped or they have the same virtual to physical address
offset (identity mapping is just a particular case of the latter).
They must overlap completely (i.e. one of them must be completely
inside the other one) and not cover the same area.
This allow future enhancements to the xlat_tables library without
having to support unnecessarily complex edge cases.
Outer regions are now sorted by mmap_add_region() before inner
regions with the same base virtual address for consistency: all
regions contained inside another one must be placed after the outer
one in the list.
If an inner region has the same attributes as the outer ones it will
be merged when creating the tables with init_xlation_table(). This
cannot be done as regions are added because there may be cases where
adding a region makes previously mergeable regions no longer
mergeable.
If the attributes of an inner region are different than the outer
region, new pages will be generated regardless of how "restrictive"
they are. For example, RO memory is more restrictive than RW. The
old implementation would give priority to RO if there is an overlap,
the new one doesn't.
NOTE: THIS IS THEORETICALLY A COMPATABILITY BREAK FOR PLATFORMS THAT
USE THE XLAT_TABLES LIBRARY IN AN UNEXPECTED WAY. PLEASE RAISE A
TF-ISSUE IF YOUR PLATFORM IS AFFECTED.
Change-Id: I75fba5cf6db627c2ead70da3feb3cc648c4fe2af
Antonio Nino Diaz
committed
on 15 Apr 2016
|
2016-04-14 |
Merge pull request #549 from ljerry/tf_issue_373
...
Allow to dump platform-defined regs in crash log
danh-arm
committed
on 14 Apr 2016
|
Dump platform-defined regs in crash reporting
...
It is up to the platform to implement the new plat_crash_print_regs macro to
report all relevant platform registers helpful for troubleshooting.
plat_crash_print_regs merges or calls previously defined plat_print_gic_regs
and plat_print_interconnect_regs macros for each existing platforms.
NOTE: THIS COMMIT REQUIRES ALL PLATFORMS THAT ENABLE THE `CRASH_REPORTING`
BUILD FLAG TO MIGRATE TO USE THE NEW `plat_crash_print_regs()` MACRO. BY
DEFAULT, `CRASH_REPORTING` IS ENABLED IN DEBUG BUILDS FOR ALL PLATFORMS.
Fixes: arm-software/tf-issues#373
Signed-off-by: Gerald Lejeune <gerald.lejeune@st.com>
Gerald Lejeune
committed
on 14 Apr 2016
|
Fix build error with optimizations disabled (-O0)
...
If Trusted Firmware is built with optimizations disabled (-O0), the
linker throws the following error:
undefined reference to 'xxx'
Where 'xxx' is a raw inline function defined in a header file. The
reason is that, with optimizations disabled, GCC may decide to skip
the inlining. If that is the case, an external definition to the
compilation unit must be provided. Because no external definition
is present, the linker throws the error.
This patch fixes the problem by declaring the following inline
functions static, so the internal definition is used:
- cm_set_next_context()
- bakery_lock_init()
Note that building the TF with optimizations disabled when Trusted
Board Boot is enabled is currently unsupported, as this makes the BL2
image too big to fit in memory without any adjustment of its base
address. Similarly, disabling optimizations for debug builds on FVP
is unsupported at the moment.
Change-Id: I284a9f84cc8df96a0c1a52dfe05c9e8544c0cefe
Sandrine Bailleux
committed
on 14 Apr 2016
|
Give user's compiler flags precedence over default ones
...
The user can provide additional CFLAGS to use when building TF.
However, these custom CFLAGS are currently prepended to the
standard CFLAGS that are hardcoded in the TF build system. This
is an issue because when providing conflicting compiler flags
(e.g. different optimisations levels like -O1 and -O0), the last
one on the command line usually takes precedence. This means that
the user flags get overriden.
To address this problem, this patch separates the TF CFLAGS from
the user CFLAGS. The former are now stored in the TF_CFLAGS make
variable, whereas the CFLAGS make variable is untouched and reserved
for the user. The order of the 2 sets of flags is enforced when
invoking the compiler.
Fixes ARM-Software/tf-issues#350
Change-Id: Ib189f44555b885f1dffbec6015092f381600e560
Sandrine Bailleux
committed
on 14 Apr 2016
|
Update User Guide and move up to Linaro 16.02
...
This patch updates the TF User Guide, simplifying some of the steps
to build and run TF and trying to avoid duplicated information that
is already available on the ARM Connected Community or the Linaro
website.
The recommended Linaro release is now 16.02.
Change-Id: I21db486d56a07bb10f5ee9a33014ccc59ca12986
Juan Castillo
committed
on 14 Apr 2016
|
Merge pull request #593 from mtk09422/mtcmos-fix
...
mt8173: Fix timing issue of mfg mtcmos power off
danh-arm
committed
on 14 Apr 2016
|
Merge pull request #591 from soby-mathew/sm/xlat_common
...
Refactor the xlat_tables library
danh-arm
committed
on 14 Apr 2016
|
mt8173: Fix timing issue of mfg mtcmos power off
...
In mt8173, there are totally 10 non-cpu mtcmos, so we cannot tell
if SPM finished the power control flow by 10 status bits of PASR_PDP_3.
So, extend PASR_PDP_3 status bits from 10 to 20 so that we can
make sure if the control action has been done precisely.
Change-Id: Ifd4faaa4173c6e0543aa8471149adb9fe7fadedc
Signed-off-by: Fan Chen <fan.chen@mediatek.com>
Fan Chen
authored
on 1 Apr 2016
Yidi Lin
committed
on 14 Apr 2016
|