LuminaSensum/arm-trusted-firmware

Fork: 0

LuminaSensum / arm-trusted-firmware

History for arm-trusted-firmware / plat / xilinx / versal / include

2020-03-30	53adeba Browse files » Create separate header for ARM specific SMCCC defines ... Moved SMCCC defines from plat_arm.h to new <smccc_def.h> header and include this header in all ARM platforms. Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Change-Id: I4cbc69c7b9307461de87b7c7bf200dd9b810e485 Manish V Badarkhe authored on 27 Mar 2020 Manish V Badarkhe committed on 30 Mar 2020
2020-01-24	6cdef9b Browse files » xilinx: Unify Platform specific defines for PSCI module ... PLATFORM_CORE_COUNT - Unsigned int PLATFORM_CLUSTER_COUNT - Unsigned int PLATFORM_MAX_CPUS_PER_CLUSTER - Unsigned int PLATFORM_CORE_COUNT_PER_CLUSTER - Unsigned int Signed-off-by: Deepika Bhavnani <deepika.bhavnani@arm.com> Change-Id: I76f5535f1cbdaf3fc1235cd824111d9afe8f7e1b Deepika Bhavnani committed on 24 Jan 2020
2020-01-23	31ce893 Browse files » xilinx: versal: PLM to ATF handover ... Parse the parameter structure the PLM populates, to populate the bl32 and bl33 image structures. Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I317072d1086f6cc6f90883c1b8b6d086ff57b443 Venkatesh Yadav Abbarapu committed on 23 Jan 2020
2020-01-15	d69bbd0 Browse files » xilinx: versal: Wire silicon default setup ... Add new option for serial and default clock setup. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I0ca7ad51637cdaa6bb891f22c53595d20da7236a Siva Durga Prasad Paladugu authored on 3 May 2019 Jolly Shah committed on 15 Jan 2020
	29af478 Browse files » versal: Increase OCM memory size for DEBUG builds ... ATF can't fit in current OCM size when the DEBUG is enabled, so increase the OCM size to use 128Kb. Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I2ebfd1f2e9db9c0b28770aea7f8fbf1a8a15787a Venkatesh Yadav Abbarapu authored on 25 Nov 2019 Jolly Shah committed on 15 Jan 2020
	f8a650c Browse files » plat: xilinx: versal: Dont set IOU switch clock ... The IOU switch clock will be set by PLM during boot so there is no need to set here and hence this patch removes it. Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I1512708411eb07a07c1a8fbd66575efee975431a Siva Durga Prasad Paladugu authored on 25 Jun 2019 Jolly Shah committed on 15 Jan 2020
	c959c47 Browse files » arm64: versal: Adjust cpu clock for versal virtual ... This patch modifies cpu clock for Xilinx Versal virtual platform in order to keep same as used by QEMU. Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I169d082462d7ce94a82c62966ab9eb122c5a3fee Siva Durga Prasad Paladugu authored on 27 Apr 2019 Jolly Shah committed on 15 Jan 2020
	5a8ffea Browse files » xilinx: versal: Add PSCI APIs for suspend/resume ... Add following APIs in plat_psci to support suspend resume: - versal_pwr_domain_off - versal_pwr_domain_suspend - versal_pwr_domain_suspend_finish - versal_validate_power_state - versal_get_sys_suspend_power_state Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: Ife908a45f32e2037c9c19e13211a8e4b373b8342 Tejas Patel authored on 27 Feb 2019 Jolly Shah committed on 15 Jan 2020
	4b0f32a Browse files » xilinx: versal: Add support of PM_GET_TRUSTZONE_VERSION API ... PM_GET_TRUSTZONE_VERSION API is required to use zynqmp-firmware driver for versal. Add support of PM_GET_TRUSTZONE_VERSION API for versal. Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: Ie1c859890096024cc8be67386e3fd0f5f8a4385f Tejas Patel authored on 21 Jan 2019 Jolly Shah committed on 15 Jan 2020
	fbb3269 Browse files » xilinx: versal: Add support for suspend related APIs ... Add support for below suspend related APIs. - self_suspend - abort_suspend - request_suspend Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: If568e0cd33b64754fe66f66fc0cdd0ec62c1b32e Tejas Patel authored on 9 Dec 2019 Jolly Shah committed on 15 Jan 2020
	c73a90e Browse files » xilinx: Add support to send PM API to PMC using IPI for versal ... Port ZynqMP PM services for versal to send PM APIs to PMC using IPI. Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Wendy Liang <wendy.liang@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I27a52faf27f1a2919213498276a6885a177cb6da Tejas Patel authored on 14 Dec 2018 Jolly Shah committed on 15 Jan 2020
	ab36d09 Browse files » plat: xilinx: versal: Move versal_def.h to include directory ... Move versal_def.h to platform specific include directory. Also, update source file to include header file from updated path of versal_def.h Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I313592a17552843b9cc7048f31bcaaefa40ffd91 Tejas Patel authored on 14 Dec 2018 Jolly Shah committed on 15 Jan 2020
	d482173 Browse files » plat: xilinx: versal: Move versal_private.h to include directory ... Move versal_private.h to platform specific include directory. Also, rename it to plat_private.h instead of having platform name. So, it can be used to common source files which needs platform specific data. Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Change-Id: I65eefbea7722ffa2760b992491c00eebef5bcef4 Tejas Patel authored on 14 Dec 2018 Jolly Shah committed on 15 Jan 2020
2019-01-04	09d40e0 Browse files » Sanitise includes across codebase ... Enforce full include path for includes. Deprecate old paths. The following folders inside include/lib have been left unchanged: - include/lib/cpus/${ARCH} - include/lib/el3_runtime/${ARCH} The reason for this change is that having a global namespace for includes isn't a good idea. It defeats one of the advantages of having folders and it introduces problems that are sometimes subtle (because you may not know the header you are actually including if there are two of them). For example, this patch had to be created because two headers were called the same way: e0ea0928d5b7 ("Fix gpio includes of mt8173 platform to avoid collision."). More recently, this patch has had similar problems: 46f9b2c3a282 ("drivers: add tzc380 support"). This problem was introduced in commit 4ecca33988b9 ("Move include and source files to logical locations"). At that time, there weren't too many headers so it wasn't a real issue. However, time has shown that this creates problems. Platforms that want to preserve the way they include headers may add the removed paths to PLAT_INCLUDES, but this is discouraged. Change-Id: I39dc53ed98f9e297a5966e723d1936d6ccf2fc8f Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com> Antonio Nino Diaz committed on 4 Jan 2019
2018-11-09	f91c3cb Browse files » arm64: versal: Add support for new Xilinx Versal ACAPs ... Xilinx is introducing Versal, an adaptive compute acceleration platform (ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. The Versal AI Core series has five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm Cortex-A72 application processors, dual-core Arm Cortex-R5 real-time processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines optimized for high-precision floating point with low latency. This patch adds Virtual QEMU platform support for this SoC "versal_virt". Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> Siva Durga Prasad Paladugu committed on 9 Nov 2018