LuminaSensum/arm-trusted-firmware

Fork: 0

LuminaSensum / arm-trusted-firmware

History for arm-trusted-firmware / docs

2020-02-10	c8e0f95 Browse files » Merge "Make PAC demangling more generic" into integration Mark Dykes authored on 10 Feb 2020 TrustedFirmware Code Review committed on 10 Feb 2020
2020-02-10	65f6c3e Browse files » Merge changes from topic "amlogic/axg" into integration ... * changes: amlogic: axg: Add a build flag when using ATOS as BL32 amlogic: axg: Add support for the A113D (AXG) platform Manish Pandey authored on 10 Feb 2020 TrustedFirmware Code Review committed on 10 Feb 2020
2020-02-07	68c7608 Browse files » Make PAC demangling more generic ... At the moment, address demangling is only used by the backtrace functionality. However, at some point, other parts of the TF-A codebase may want to use it. The 'demangle_address' function is replaced with a single XPACI instruction which is also added in 'do_crash_reporting()'. Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com> Change-Id: I4424dcd54d5bf0a5f9b2a0a84c4e565eec7329ec Alexei Fedorov committed on 7 Feb 2020
	4d37aa7 Browse files » plat/arm/sgi: introduce number of chips macro ... Introduce macro 'CSS_SGI_CHIP_COUNT' to allow Arm CSS platforms with multi-chip support to define number of chiplets on the platform. By default, this flag is set to 1 and does not affect the existing single chip platforms. For multi-chip platforms, override the default value of CSS_SGI_CHIP_COUNT with the number of chiplets supported on the platform. As an example, the command below sets the number of chiplets to two on the RD-N1-Edge multi-chip platform: export CROSS_COMPILE=<path-to-cross-compiler> make PLAT=rdn1edge CSS_SGI_CHIP_COUNT=2 ARCH=aarch64 all Change-Id: If364dc36bd34b30cc356f74b3e97633933e6c8ee Signed-off-by: Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> Vijayenthiran Subramaniam committed on 7 Feb 2020
	350aed4 Browse files » Merge "Adds option to read ROTPK from registers for FVP" into integration Sandrine Bailleux authored on 7 Feb 2020 TrustedFirmware Code Review committed on 7 Feb 2020
2020-02-06	a6ffdde Browse files » Adds option to read ROTPK from registers for FVP ... Enables usage of ARM_ROTPK_LOCATION=regs for FVP board. Removes hard-coded developer keys. Instead, setting ARM_ROTPK_LOCATION=devel_* takes keys from default directory. In case of ROT_KEY specified - generates a new hash and replaces the original. Note: Juno board was tested by original feature author and was not tested for this patch since we don't have access to the private key. Juno implementation was moved to board-specific file without changing functionality. It is not known whether byte-swapping is still needed for this platform. Change-Id: I0fdbaca0415cdcd78f3a388551c2e478c01ed986 Signed-off-by: Max Shvetsov <maksims.svecovs@arm.com> Max Shvetsov committed on 6 Feb 2020
	e63f5d1 Browse files » doc: Split and expand coding style documentation ... This patch expands the coding style documentation, splitting it into two documents: the core style rules and extended guidelines. Note that it does not redefine or change the coding style (aside from section 4.6.2) - generally, it is only documenting the existing style in more detail. The aim is for the coding style to be more readable and, in turn, for it to be followed by more people. We can use this as a more concrete reference when discussing the accepted style with external contributors. Change-Id: I87405ace9a879d7f81e6b0b91b93ca69535e50ff Signed-off-by: Paul Beesley <paul.beesley@arm.com> Signed-off-by: Petre-Ionut Tudor <petre-ionut.tudor@arm.com> Paul Beesley authored on 16 May 2019 György Szing committed on 6 Feb 2020
	3a415eb Browse files » Merge "doc: Remove backquotes from external hyperlinks" into integration György Szing authored on 6 Feb 2020 TrustedFirmware Code Review committed on 6 Feb 2020
	72d2535 Browse files » amlogic: axg: Add a build flag when using ATOS as BL32 ... BL2 is unconditionally setting 0 (OPTEE_AARCH64) in arg0 even when the BL32 image is 32bit (OPTEE_AARCH32). This is causing the boot to hang when ATOS (32bit Amlogic BL32 binary-only TEE OS) is used. Since we are not aware of any Amlogic platform shipping a 64bit version of ATOS we can hardcode OPTEE_AARCH32 / MODE_RW_32 when using ATOS. Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Iaea47cf6dc48bf8a646056761f02fb81b41c78a3 Carlo Caione committed on 6 Feb 2020
	afd241e Browse files » amlogic: axg: Add support for the A113D (AXG) platform ... Introduce the preliminary support for the Amlogic A113D (AXG) SoC. This port is a minimal implementation of BL31 capable of booting mainline U-Boot, Linux and chainloading BL32 (ATOS). Tested on a A113D board. Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Ic4548fa2f7c48d61b485b2a6517ec36c53c20809 Carlo Caione committed on 6 Feb 2020
2020-02-03	8d52e16 Browse files » doc: Remove backquotes from external hyperlinks ... Since Sphinx 2.3.0 backquotes are replaced to \textasciigrave{} during building latexpdf. Using this element in a \sphinxhref{} breaks the build. In order to avoid this error backquotes must not be used in external hyperlinks. Signed-off-by: Imre Kis <imre.kis@arm.com> Change-Id: Ie3cf454427e3d5a7b7f9829b42be45aebda7f0dd Imre Kis committed on 3 Feb 2020
2020-02-03	62038be Browse files » doc: qemu: fix and update documentation ... The current URL for QEMU_EFI.fd is not found. Update the link to point to the new one. If you run the shell command as instructed, you will see this error: qemu-system-aarch64: keep_bootcon: Could not open 'keep_bootcon': No such file or directory The part "console=ttyAMA0,38400 keep_bootcon root=/dev/vda2" is the kernel parameter, so it must be quoted. As of writing, QEMU v4.2.0 is the latest, but it does not work for TF-A (It has been fixed in the mainline.) QEMU v4.1.0 works fine. With those issues addressed, I succeeded in booting the latest kernel. Tested with QEMU v4.1.0 and Linux 5.5 (defconfig with no modification). Update the tested versions. Change-Id: Ic85db0e688d67b1803ff890047d37de3f3db2daa Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 3 Feb 2020
2020-01-31	989429e Browse files » Merge "Add support for documentation build as a target in Makefile" into integration Sandrine Bailleux authored on 31 Jan 2020 TrustedFirmware Code Review committed on 31 Jan 2020
2020-01-30	dcd03ce Browse files » Merge changes from topic "sb/select-cot" into integration ... * changes: Introduce COT build option cert_create: Remove references to TBBR in common code cert_create: Introduce COT build option cert_create: Introduce TBBR CoT makefile Sandrine Bailleux authored on 30 Jan 2020 TrustedFirmware Code Review committed on 30 Jan 2020
2020-01-29	3bff910 Browse files » Introduce COT build option ... Allows to select the chain of trust to use when the Trusted Boot feature is enabled. This affects both the cert_create tool and the firmware itself. Right now, the only available CoT is TBBR. Change-Id: I7ab54e66508a1416cb3fcd3dfb0f055696763b3d Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com> Sandrine Bailleux committed on 29 Jan 2020
	6de3237 Browse files » Add support for documentation build as a target in Makefile ... Command to build HTML-formatted pages from docs: make doc Change-Id: I4103c804b3564fe67d8fc5a3373679daabf3f2e9 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com> Madhukar Pappireddy committed on 29 Jan 2020
	8efec9e Browse files » Merge changes I0fb7cf79,Ia8eb4710 into integration ... * changes: qemu: Implement qemu_system_off via semihosting. qemu: Support ARM_LINUX_KERNEL_AS_BL33 to pass FDT address. Soby Mathew authored on 29 Jan 2020 TrustedFirmware Code Review committed on 29 Jan 2020
2020-01-28	8c10529 Browse files » Measured Boot: add function for hash calculation ... This patch adds 'calc_hash' function using Mbed TLS library required for Measured Boot support. Change-Id: Ifc5aee0162d04db58ec6391e0726a526f29a52bb Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com> Alexei Fedorov committed on 28 Jan 2020
2020-01-28	91ff490 Browse files » Merge "Neovers N1: added support to update presence of External LLC" into integration Manish Pandey authored on 28 Jan 2020 TrustedFirmware Code Review committed on 28 Jan 2020
2020-01-27	f2d6b4e Browse files » Neovers N1: added support to update presence of External LLC ... CPUECTLR_EL1.EXTLLC bit indicates the presense of internal or external last level cache(LLC) in the system, the reset value is internal LLC. To cater for the platforms(like N1SDP) which has external LLC present introduce a new build option 'NEOVERSE_N1_EXTERNAL_LLC' which can be enabled by platform port. Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Change-Id: Ibf475fcd6fd44401897a71600f4eafe989921363 Manish Pandey committed on 27 Jan 2020
2020-01-24	d974301 Browse files » TSP: add PIE support ... This implementation simply mimics that of BL31. Change-Id: Ibbaa4ca012d38ac211c52b0b3e97449947160e07 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 24 Jan 2020
2020-01-24	69af7fc Browse files » BL2_AT_EL3: add PIE support ... This implementation simply mimics that of BL31. I did not implement the ENABLE_PIE support for BL2_IN_XIP_MEM=1 case. It would make the linker script a bit uglier. Change-Id: If3215abd99f2758dfb232e44b50320d04eba808b Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 24 Jan 2020
2020-01-23	208ebe7 Browse files » Merge "xilinx: versal: PLM to ATF handover" into integration Alexei Fedorov authored on 23 Jan 2020 TrustedFirmware Code Review committed on 23 Jan 2020
	74464d5 Browse files » qemu: Support ARM_LINUX_KERNEL_AS_BL33 to pass FDT address. ... This lets the Linux kernel or any other image which expects an FDT in x0 be loaded directly as BL33 without a separate bootloader on QEMU. Signed-off-by: Andrew Walbran <qwandor@google.com> Change-Id: Ia8eb4710a3d97cdd877af3b8aae36a2de7cfc654 Andrew Walbran committed on 23 Jan 2020
	09035d1 Browse files » spm-mm: correcting instructions to build SPM for FVP ... Out of two possible implementation of Secure Partition Manager(SPM) currently only Management mode (MM) design is supported and the support for SPM based on SPCI Alpha 1 prototype has been removed. Earlier both implementation used common build flag "ENABLE_SPM" but it has since been decoupled and MM uses a separate build FLAG "SPM_MM". Instructions to build it for FVP was still using "ENABLE_SPM", which has beend corrected in this patch. Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Change-Id: I505b98173d6051816436aa602ced6dbec4efc776 Manish Pandey committed on 23 Jan 2020
	31ce893 Browse files » xilinx: versal: PLM to ATF handover ... Parse the parameter structure the PLM populates, to populate the bl32 and bl33 image structures. Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I317072d1086f6cc6f90883c1b8b6d086ff57b443 Venkatesh Yadav Abbarapu committed on 23 Jan 2020
2020-01-22	f44d291 Browse files » Merge changes from topic "add-versal-soc-support" into integration ... * changes: plat: xilinx: Move pm_client.h to common directory plat: xilinx: versal: Make silicon default build target xilinx: versal: Wire silicon default setup versal: Increase OCM memory size for DEBUG builds plat: xilinx: versal: Dont set IOU switch clock arm64: versal: Adjust cpu clock for versal virtual xilinx: versal: Add support for PM_GET_OPERATING_CHARACTERISTIC EEMI call plat: versal: Add Get_ChipID API plat: xilinx: versal: Add load Pdi API support xilinx: versal: Add feature check API xilinx: versal: Implement set wakeup source for client plat: xilinx: versal: Add GET_CALLBACK_DATA function xilinx: versal: Add PSCI APIs for system shutdown & reset xilinx: versal: Add PSCI APIs for suspend/resume xilinx: versal: Remove no_pmc ops to ON power domain xilinx: versal: Add set wakeup source API xilinx: versal: Add client wakeup API xilinx: versal: Add query data API xilinx: versal: Add request wakeup API xilinx: versal: Add PM_INIT_FINALIZE API for versal xilinx: versal: Add support of PM_GET_TRUSTZONE_VERSION API xilinx: versal: enable ipi mailbox service xilinx: move ipi mailbox svc to xilinx common plat: xilinx: versal: Implement PM IOCTL API xilinx: versal: Implement power down/restart related EEMI API xilinx: versal: Add SMC handler for EEMI API xilinx: versal: Implement PLL related PM APIs xilinx: versal: Implement clock related PM APIs xilinx: versal: Implement pin control related PM APIs xilinx: versal: Implement reset related PM APIs xilinx: versal: Implement device related PM APIs xilinx: versal: Add support for suspend related APIs xilinx: versal: Add get_api_version support xilinx: Add support to send PM API to PMC using IPI for versal plat: xilinx: versal: Move versal_def.h to include directory plat: xilinx: versal: Move versal_private.h to include directory plat: xilinx: zynqmp: Use GIC framework for warm restart Soby Mathew authored on 22 Jan 2020 TrustedFirmware Code Review committed on 22 Jan 2020
2020-01-22	c9c0b66 Browse files » Merge "Set lld as the default linker for Clang builds" into integration Sandrine Bailleux authored on 22 Jan 2020 TrustedFirmware Code Review committed on 22 Jan 2020
2020-01-21	3b3d406 Browse files » Merge "docs: Add upcoming Change Log to Table of Contents" into integration Sandrine Bailleux authored on 21 Jan 2020 TrustedFirmware Code Review committed on 21 Jan 2020
2020-01-20	ac7764b Browse files » doc: stm32mp1: Update build command line ... Add new flags for storage support that must be used in the build command line. Add the complete build steps for an OP-TEE configuration. Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Change-Id: I0c682f6eb0aab83aa929f4ba734d3151c264aeed Lionel Debieve committed on 20 Jan 2020