LuminaSensum/arm-trusted-firmware

Fork: 0

LuminaSensum / arm-trusted-firmware

2019-07-16	d0d0f17 Browse files » Merge changes from topic "jc/shift-overflow" into integration ... * changes: Enable -Wshift-overflow=2 to check for undefined shift behavior Update base code to not rely on undefined overflow behaviour Update hisilicon drivers to not rely on undefined overflow behaviour Update synopsys drivers to not rely on undefined overflow behaviour Update imx platform to not rely on undefined overflow behaviour Update mediatek platform to not rely on undefined overflow behaviour Update layerscape platform to not rely on undefined overflow behaviour Update intel platform to not rely on undefined overflow behaviour Update rockchip platform to not rely on undefined overflow behaviour Update renesas platform to not rely on undefined overflow behaviour Update meson platform to not rely on undefined overflow behaviour Update marvell platform to not rely on undefined overflow behaviour Soby Mathew authored on 16 Jul 2019 TrustedFirmware Code Review committed on 16 Jul 2019
2019-07-15	dc15042 Browse files » Merge "synquacer: Fix compilation fail for SPM support build config" into integration Soby Mathew authored on 15 Jul 2019 TrustedFirmware Code Review committed on 15 Jul 2019
2019-07-12	91e6bef Browse files » synquacer: Fix compilation fail for SPM support build config ... Fix the header file path Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com> Change-Id: I73a92a3f0049ecbda7eade452405927c04048e01 Madhukar Pappireddy committed on 12 Jul 2019
	9b35070 Browse files » Merge changes I94acd1bb,I0ece5226,I82d0a213,Ia4fc9456,Ic9fb7ed1 into integration ... * changes: rcar_gen3: plat: Update IPL and Secure Monitor Rev2.0.4 rcar_gen3: drivers: rpc: Modify PFC code rcar_gen3: drivers: rpc: Change RPC PHY calibration setting rcar_gen3: drivers: ddr-b: Update DDR setting for H3, M3, M3N rcar_gen3: drivers: ddr-a: Update E3 DDR setting Sandrine Bailleux authored on 12 Jul 2019 TrustedFirmware Code Review committed on 12 Jul 2019
	3ce3ce0 Browse files » Merge "Re-apply GIT_COMMIT_ID check for checkpatch" into integration Sandrine Bailleux authored on 12 Jul 2019 TrustedFirmware Code Review committed on 12 Jul 2019
	363fb55 Browse files » rcar_gen3: plat: Update IPL and Secure Monitor Rev2.0.4 ... Update the revision number in the revision management file. Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: I94acd1bb53d9d2453e550e2a13b6391b9088ff8d Toshiyuki Ogasahara authored on 19 May 2019 Marek Vasut committed on 12 Jul 2019
	c186ec5 Browse files » rcar_gen3: drivers: rpc: Modify PFC code ... Modify PFC code and rename macro of MFIS according to Errata of Hardware User's Manual Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: I0ece522647319286350843bbbe8b8ba8b0ae9bac Toshiyuki Ogasahara authored on 19 May 2019 Marek Vasut committed on 12 Jul 2019
	a3aa877 Browse files » rcar_gen3: drivers: rpc: Change RPC PHY calibration setting ... Modify RPC code according to Errata of Hardware User's Manual Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: I82d0a2136c7f18870842f84c49343977708eef1e Toshiyuki Ogasahara authored on 19 May 2019 Marek Vasut committed on 12 Jul 2019
	783c530 Browse files » rcar_gen3: drivers: ddr-b: Update DDR setting for H3, M3, M3N ... [IPL/DDR] - Update H3, M3, M3N DDR setting rev.0.36. Signed-off-by: Chiaki Fujii <chiaki.fujii.wj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: Ia4fc9456876a14a9cf3ced93163477974f6cc8bf Chiaki Fujii authored on 16 May 2019 Marek Vasut committed on 12 Jul 2019
	cf57ff8 Browse files » Re-apply GIT_COMMIT_ID check for checkpatch ... As it turns out, Gerrit's merge commits don't always respect that format so these mistakes have to be ignored as false positives. Change-Id: I4e38d9c34c95588e7916fba4c154f017d8c92dec Signed-off-by: John Tsichritzis <john.tsichritzis@arm.com> John Tsichritzis committed on 12 Jul 2019
	70f7c4e Browse files » Merge "AArch64: Add 128-bit integer types definitions" into integration Sandrine Bailleux authored on 12 Jul 2019 TrustedFirmware Code Review committed on 12 Jul 2019
	93c690e Browse files » Enable -Wshift-overflow=2 to check for undefined shift behavior ... The -Wshift-overflow=2 option enables checks for left bit shifts. Specifically, the option will warn when the result of a shift will be placed into a signed integer and overflow the sign bit there, which results in undefined behavior. To avoid the warnings from these checks, the left operand of a shift can be made an unsigned integer by using the U() macro or appending the u suffix. Change-Id: I50c67bedab86a9fdb6c87cfdc3e784f01a22d560 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	3e43121 Browse files » Update base code to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Iddd6f38139a4c6e500468b4fc48d04e0939f574e Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	d3b6df7 Browse files » Update hisilicon drivers to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I67984b6c48c08af61e95a4dbd18047e2c3151f9a Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	9264f08 Browse files » Update synopsys drivers to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I54560fe290e7dc52d364d0fe1c81a16f4c8d9a7b Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	dc5baeb Browse files » Update imx platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ia0a10b4a30e63c0cbf1d0f8dfe5768e0a93ae1c7 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	621d5f2 Browse files » Update mediatek platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: If5a88e1b880bcb2be2278398cf5109a6d877e632 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	b53cde7 Browse files » Merge "Remove references to old project name from common files" into integration Sandrine Bailleux authored on 12 Jul 2019 TrustedFirmware Code Review committed on 12 Jul 2019
	2d78a1c Browse files » Merge "Fix RST rendering problem" into integration Sandrine Bailleux authored on 12 Jul 2019 TrustedFirmware Code Review committed on 12 Jul 2019
	4b5c1f3 Browse files » rcar_gen3: drivers: ddr-a: Update E3 DDR setting ... [IPL/DDR] - Update E3 DDR setting rev.0.12. Signed-off-by: Hiroyuki Nakano <hiroyuki.nakano.cj@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: Ic9fb7ed1cd7588fab169a99c4070a8dfc40038dc Hiroyuki Nakano authored on 15 May 2019 Marek Vasut committed on 12 Jul 2019
2019-07-11	274e871 Browse files » Merge "Aarch64: Fix SCTLR bit definitions" into integration John Tsichritzis authored on 11 Jul 2019 TrustedFirmware Code Review committed on 11 Jul 2019
	ec92cbc Browse files » Merge "plat/intel: Fix SMPLSEL for MMC" into integration John Tsichritzis authored on 11 Jul 2019 TrustedFirmware Code Review committed on 11 Jul 2019
	f15d7e8 Browse files » Merge "driver: synopsys: emmc: Do not change FIFO TH as this breaks some platforms" into integration John Tsichritzis authored on 11 Jul 2019 TrustedFirmware Code Review committed on 11 Jul 2019
	9e4afb0 Browse files » Update layerscape platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ib63ef6e2e4616dd56828bfd3800d5fe2df109934 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	36cfbf3 Browse files » Update intel platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I4c7a315cb18b3bbe623e7a7a998d2dac869638a7 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	79ca780 Browse files » Update rockchip platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ib7fc54e4141cc4f1952a18241bc18671b36e2168 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	673406b Browse files » Update renesas platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I51278beacbe6da79853c3f0f0f94cd806fc9652c Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	1578169 Browse files » Update meson platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ib7ec8ed3423e9b9b32be2388520bc27ee28f6370 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	b19498b Browse files » Update marvell platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I78f386f5ac171d6e52383a3e42003e6fb3e96b57 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	9ce41ec Browse files » driver: synopsys: emmc: Do not change FIFO TH as this breaks some platforms ... Designware MMC DMA FIFO threshold shouldn't be changed as it broke Poplar platform's uboot MMC Signed-off-by: Tien Hock, Loh <tien.hock.loh@intel.com> Change-Id: I87ec9d5a78e1bf45119cb73797e402b25a914c13 Tien Hock, Loh authored on 3 Jun 2019 John Tsichritzis committed on 11 Jul 2019