2019-12-19 |
Merge changes from topic "mailbox-fixes" into integration
...
* changes:
intel: Fix SMC SIP service
intel: Introduce mailbox response length handling
intel: Fix mailbox config return status
intel: Mailbox driver logic fixes
plat: intel: Fix FPGA manager on reconfiguration
plat: intel: Fix mailbox send_cmd issue
intel: Modify mailbox's get_config_status
Manish Pandey
authored
on 19 Dec 2019
TrustedFirmware Code Review
committed
on 19 Dec 2019
|
2019-12-18 |
Merge "intel: Create SiP service header file" into integration
Manish Pandey
authored
on 18 Dec 2019
TrustedFirmware Code Review
committed
on 18 Dec 2019
|
2019-12-17 |
intel: Fix SMC SIP service
...
Fix FPGA reconfiguration driver logic
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I0299c1a71f3456e9b441340314662494b8d3e4a0
Hadi Asyrafi
committed
on 17 Dec 2019
|
intel: Introduce mailbox response length handling
...
Mailbox driver now handles variable response length
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: Ic96854fdaadaf48379c5de688392df974e1c99c3
Hadi Asyrafi
committed
on 17 Dec 2019
|
intel: Fix mailbox config return status
...
Modify mailbox config return code to improve debugging.
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I0a223291f4c5296203b3295a679a5857a446c692
Hadi Asyrafi
committed
on 17 Dec 2019
|
intel: Mailbox driver logic fixes
...
Fix mailbox driver urgent command handling, doorbell routine,
and logic optimization.
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: If536a383f449ca2a68d60274303ec24f92411505
Hadi Asyrafi
committed
on 17 Dec 2019
|
plat: intel: Fix FPGA manager on reconfiguration
...
Fixes the SiP Service driver that is responsible for FPGA
reconfiguration. Also change the base address of FPGA reconfiguration
to 0x400000.
Signed-off-by: Tien Hock, Loh <tien.hock.loh@intel.com>
Change-Id: I2b84c12c85cd5fc235247131fec4916ed2fb56c8
Tien Hock, Loh
authored
on 30 Oct 2019
Hadi Asyrafi
committed
on 17 Dec 2019
|
plat: intel: Fix mailbox send_cmd issue
...
There are a few issues in mailbox that needs to be fixed.
- Send doorbell after an indirect cmd
- Do not ring doorbell when polling mailbox response as it should've been
sent by send_cmd
- remove unneeded cmd_free_offset check
- Fix mailbox initialization
- Fix get_config_status returning a wrong status when the status is busy
- Add command length in mailbox command header
Signed-off-by: Tien Hock, Loh <tien.hock.loh@intel.com>
Change-Id: If613e2ca889a540a616c62d69ad0086a7cd46536
Tien Hock, Loh
authored
on 30 Oct 2019
Hadi Asyrafi
committed
on 17 Dec 2019
|
2019-12-16 |
intel: stratix10: Modify BL31 parameter handling
...
Add-in support for handling BL31 parameter from non-BL2 image, ie. SPL
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I16118d791399f652b6d1093c10092935a3449c32
Hadi Asyrafi
committed
on 16 Dec 2019
|
intel: Modify BL31 address mapping
...
Load BL31 to DDR instead of On-Chip RAM for scalability. Also, make use
of On-Chip RAM for BL31 specific variables filling down from handoff
offset to reduce fragmentation
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: Ib64f48bd14f71e5fca2d406f4ede3386f2881099
Hadi Asyrafi
committed
on 16 Dec 2019
|
intel: stratix10: Enable uboot entrypoint support
...
This patch will provide an entrypoint for uboot's spl into BL31.
BL31 will also handle secondary cpu state during uboot's cold boot
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I661bdb782c2d793d5fc3c7f78dd7ff746e33b7a3
Hadi Asyrafi
committed
on 16 Dec 2019
|
intel: Modify mailbox's get_config_status
...
Move the get_config_status out of sip_svc driver.
Modify the function so that it can return either
CONFIG_STATUS or RECONFIG_STATUS
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I642d5900339e67f98be61380edc2b838e0dd47af
Hadi Asyrafi
committed
on 16 Dec 2019
|
intel: Create SiP service header file
...
Separate SiP related definition from mailbox header file
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I45ba540f29d9261007f7ec23469358747cf140b4
Hadi Asyrafi
committed
on 16 Dec 2019
|
2019-11-27 |
intel: Refactor common platform code [5/5]
...
Removes unused source code for BL2 and BL31 in platform.mk.
Clean-up unused header files, syntax fixes, and alphabetical
sorting post-refactoring
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: Ie5ea9b4d3abdb0187cddeb04d2fcfb51fbe5c4dd
Hadi Asyrafi
committed
on 27 Nov 2019
|
intel: Refactor common platform code [4/5]
...
Pull out SiP & PSCI service driver into socfpga common directory.
Remove deassert_peripheral_reset from cold reset procedure as it is not
needed.
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I1a0390fca6db4c89919a2a038de2a9d96c3ae4fd
Hadi Asyrafi
committed
on 27 Nov 2019
|
intel: Refactor common platform code [3/5]
...
Pull out mailbox driver into common area as they can be shared between
intel's socfpga platform
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I4064de1ec668931d77abcb7804f6952b70d33716
Hadi Asyrafi
committed
on 27 Nov 2019
|
intel: Refactor common platform code [2/5]
...
Share socfpga private definitions and storage driver between Agilex and
Stratix 10 platform.
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I6da147f4d2df4a97c505d4bbcffadf63bc3bf4a5
Hadi Asyrafi
committed
on 27 Nov 2019
|
intel: Refactor common platform code [1/5]
...
Pull out handoff driver to intel/soc/ common directory as they can be
shared by both Agilex and Stratix10 platform.
Share platform_def header between both Agilex and Stratix10 and store
platform specific definitions in socfpga_plat_def.h
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I8eff1afd7ee71704a36a54fad732ede4f557878d
Hadi Asyrafi
committed
on 27 Nov 2019
|
2019-08-07 |
intel: Platform common code refactor
...
Pull out common code from aarch64 and include
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I4d0f5e1bb01bcdacbedf8e6c359de594239b645f
Hadi Asyrafi
authored
on 1 Aug 2019
Sandrine Bailleux
committed
on 7 Aug 2019
|
2019-08-01 |
intel: Platform common code refactor
...
Pull out common code from agilex and stratix10
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: Iddc0a9e6eccb30823d7b15615d5ce9c6bedb2abc
Hadi Asyrafi
committed
on 1 Aug 2019
|
2019-07-11 |
Update intel platform to not rely on undefined overflow behaviour
...
This consists of ensuring that the left operand of each shift is
unsigned when the operation might overflow into the sign bit.
Change-Id: I4c7a315cb18b3bbe623e7a7a998d2dac869638a7
Signed-off-by: Justin Chadwell <justin.chadwell@arm.com>
Justin Chadwell
committed
on 11 Jul 2019
|
2019-06-26 |
intel: Add ncore ccu driver
...
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I0544315986ee28b23157fdfec3fe5aebae6b860f
Hadi Asyrafi
committed
on 26 Jun 2019
|
intel: Fix watchdog driver structure
...
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I0ffccca7ea83bff35c9f149d7054cd610a59ec01
Hadi Asyrafi
committed
on 26 Jun 2019
|
intel: Fix qspi driver write config
...
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I5241ed97697b0280b590b47b9173d102d23f305a
Hadi Asyrafi
committed
on 26 Jun 2019
|
intel: Pull out common drivers into platform common
...
Signed-off-by: Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: Ib79e2c6fe6e66dec5004701133ad6a5f4c78f2fa
Hadi Asyrafi
committed
on 26 Jun 2019
|