LuminaSensum/arm-trusted-firmware

Fork: 0

LuminaSensum / arm-trusted-firmware

2019-07-12	93c690e Browse files » Enable -Wshift-overflow=2 to check for undefined shift behavior ... The -Wshift-overflow=2 option enables checks for left bit shifts. Specifically, the option will warn when the result of a shift will be placed into a signed integer and overflow the sign bit there, which results in undefined behavior. To avoid the warnings from these checks, the left operand of a shift can be made an unsigned integer by using the U() macro or appending the u suffix. Change-Id: I50c67bedab86a9fdb6c87cfdc3e784f01a22d560 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	3e43121 Browse files » Update base code to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Iddd6f38139a4c6e500468b4fc48d04e0939f574e Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	d3b6df7 Browse files » Update hisilicon drivers to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I67984b6c48c08af61e95a4dbd18047e2c3151f9a Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	9264f08 Browse files » Update synopsys drivers to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I54560fe290e7dc52d364d0fe1c81a16f4c8d9a7b Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	dc5baeb Browse files » Update imx platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ia0a10b4a30e63c0cbf1d0f8dfe5768e0a93ae1c7 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
	621d5f2 Browse files » Update mediatek platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: If5a88e1b880bcb2be2278398cf5109a6d877e632 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 12 Jul 2019
2019-07-11	9e4afb0 Browse files » Update layerscape platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ib63ef6e2e4616dd56828bfd3800d5fe2df109934 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	36cfbf3 Browse files » Update intel platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I4c7a315cb18b3bbe623e7a7a998d2dac869638a7 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	79ca780 Browse files » Update rockchip platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ib7fc54e4141cc4f1952a18241bc18671b36e2168 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	673406b Browse files » Update renesas platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I51278beacbe6da79853c3f0f0f94cd806fc9652c Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	1578169 Browse files » Update meson platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: Ib7ec8ed3423e9b9b32be2388520bc27ee28f6370 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
	b19498b Browse files » Update marvell platform to not rely on undefined overflow behaviour ... This consists of ensuring that the left operand of each shift is unsigned when the operation might overflow into the sign bit. Change-Id: I78f386f5ac171d6e52383a3e42003e6fb3e96b57 Signed-off-by: Justin Chadwell <justin.chadwell@arm.com> Justin Chadwell committed on 11 Jul 2019
2019-07-09	21bde92 Browse files » Merge "plat: imx8m: Add caam module init on imx8m" into integration Sandrine Bailleux authored on 9 Jul 2019 TrustedFirmware Code Review committed on 9 Jul 2019
2019-07-09	a83d8d2 Browse files » Merge changes from topic "jts/reword" into integration ... * changes: docs: removing references to GitHub Change checkpatch.conf after migration to tf.org Sandrine Bailleux authored on 9 Jul 2019 TrustedFirmware Code Review committed on 9 Jul 2019
2019-07-08	2cbeee4 Browse files » Merge "rpi3: Fix compilation error when stack protector is enabled" into integration Sandrine Bailleux authored on 8 Jul 2019 TrustedFirmware Code Review committed on 8 Jul 2019
	f6de960 Browse files » rpi3: Fix compilation error when stack protector is enabled ... Include necessary header file to use ARRAY_SIZE() macro Change-Id: I5b7caccd02c14c598b7944cf4f347606c1e7a8e7 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com> Madhukar Pappireddy committed on 8 Jul 2019
	d012c01 Browse files » docs: removing references to GitHub ... Change-Id: Ibdee91ad337ee362872924d93e82f5b5e47e63d9 Signed-off-by: John Tsichritzis <john.tsichritzis@arm.com> John Tsichritzis committed on 8 Jul 2019
	65b5a4b Browse files » Change checkpatch.conf after migration to tf.org ... A specific checkpatch setting was used because of GitHub. This necessity doesn't exist anymore. Change-Id: Ie2225a5cb88654f3b7407e43e0a48fafa9a9165c Signed-off-by: John Tsichritzis <john.tsichritzis@arm.com> John Tsichritzis committed on 8 Jul 2019
2019-07-05	996d379 Browse files » Merge "tools/fiptool: Add Makefile.msvc to build on Windows." into integration Sandrine Bailleux authored on 5 Jul 2019 TrustedFirmware Code Review committed on 5 Jul 2019
	ef4b8d5 Browse files » Merge "uniphier: support console based on multi-console" into integration Sandrine Bailleux authored on 5 Jul 2019 TrustedFirmware Code Review committed on 5 Jul 2019
	ac9f1b5 Browse files » uniphier: support console based on multi-console ... The legacy console is gone. Re-add the console support based on the multi-console framework. I am still keeping the putc, getc, and flush callbacks in uniphier_console.S to use plat/common/aarch64/crash_console_helpers.S The console registration code already relies on that C environment has been set up. So, I just filled the struct console fields with the callback pointers, then called console_register() directly. I also re-implemented the init function in C to improve the readability. Removing the custom crash console implementation has one disadvantage; we cannot use the crash console on very early crashes because crash_console_helpers.S works only after the console is registered. I can live with this limitation. Tested on my boards, and confirmed this worked like before. Change-Id: Ieab9c849853ff6c525c15ea894a85944f257db59 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Masahiro Yamada committed on 5 Jul 2019
	354e263 Browse files » Merge "ti: k3: common: Trap all asynchronous bus errors to EL3" into integration Sandrine Bailleux authored on 5 Jul 2019 TrustedFirmware Code Review committed on 5 Jul 2019
2019-07-04	93d5e14 Browse files » ti: k3: common: Trap all asynchronous bus errors to EL3 ... These errors are asynchronous and cannot be directly correlated with the exact current running software, so handling them in the same EL is not critical. Handling them in TF-A allows for more platform specific decoding of the implementation defined exception registers Signed-off-by: Andrew F. Davis <afd@ti.com> Change-Id: Iee7a38c9fc9c698fa0ad42dafa598bcbed6a4fda Andrew F. Davis committed on 4 Jul 2019
	2502709 Browse files » plat: imx8m: Add caam module init on imx8m ... CAAM module must be initialized in secure world before it can be used in non-secure world. Change-Id: I042893667ddef99d8b6fc3902847d516d8591996 Signed-off-by: Jacky Bai <ping.bai@nxp.com> Jacky Bai committed on 4 Jul 2019
	bb2d778 Browse files » Merge changes from topic "lw/n1_errata_fixes" into integration ... * changes: Removing redundant ISB instructions Workaround for Neoverse N1 erratum 1275112 Workaround for Neoverse N1 erratum 1262888 Workaround for Neoverse N1 erratum 1262606 Workaround for Neoverse N1 erratum 1257314 Workaround for Neoverse N1 erratum 1220197 Workaround for Neoverse N1 erratum 1207823 Workaround for Neoverse N1 erratum 1165347 Workaround for Neoverse N1 erratum 1130799 Workaround for Neoverse N1 erratum 1073348 Sandrine Bailleux authored on 4 Jul 2019 TrustedFirmware Code Review committed on 4 Jul 2019
2019-07-02	7d6f751 Browse files » Removing redundant ISB instructions ... Replacing ISB instructions in each Errata workaround with a single ISB instruction before the RET in the reset handler. Change-Id: I08afabc5b98986a6fe81664cd13822b36cab786f Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> lauwal01 committed on 2 Jul 2019
	4d8801f Browse files » Workaround for Neoverse N1 erratum 1275112 ... Neoverse N1 erratum 1275112 is a Cat B erratum [1], present in older revisions of the Neoverse N1 processor core. The workaround is to set a bit in the implementation defined CPUACTLR_EL1 system register, which delays instruction fetch after branch misprediction. [1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.pjdoc-466751330-10325/index.html Change-Id: If7fe55fe92e656fa6aea12327ab297f2e6119833 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> lauwal01 committed on 2 Jul 2019
	11c4837 Browse files » Workaround for Neoverse N1 erratum 1262888 ... Neoverse N1 erratum 1262888 is a Cat B erratum [1], present in older revisions of the Neoverse N1 processor core. The workaround is to set a bit in the implementation defined CPUECTLR_EL1 system register, which disables the MMU hardware prefetcher. [1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.pjdoc-466751330-10325/index.html Change-Id: Ib733d748e32a7ea6a2783f3d5a9c5e13eee01105 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> lauwal01 committed on 2 Jul 2019
	411f495 Browse files » Workaround for Neoverse N1 erratum 1262606 ... Neoverse N1 erratum 1262606 is a Cat B erratum [1], present in older revisions of the Neoverse N1 processor core. The workaround is to set a bit in the implementation defined CPUACTLR_EL1 system register, which delays instruction fetch after branch misprediction. [1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.pjdoc-466751330-10325/index.html Change-Id: Idd980e9d5310232d38f0ce272862e1fb0f02ce9a Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> lauwal01 committed on 2 Jul 2019
	335b3c7 Browse files » Workaround for Neoverse N1 erratum 1257314 ... Neoverse N1 erratum 1257314 is a Cat B erratum [1], present in older revisions of the Neoverse N1 processor core. The workaround is to set a bit in the implementation defined CPUACTLR3_EL1 system register, which prevents parallel execution of divide and square root instructions. [1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.pjdoc-466751330-10325/index.html Change-Id: I54f0f40ff9043efee40d51e796b92ed85b394cbb Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> lauwal01 committed on 2 Jul 2019